EP4SE530H40I3 Altera, EP4SE530H40I3 Datasheet - Page 847

• Manufacturer Part Number: EP4SE530H40I3
• Description: IC STRATIX IV FPGA 530K 1517HBGA
• Manufacturer: Altera
• Series: STRATIX® IV Er

Specifications of EP4SE530H40I3

• Number Of Logic Elements/cells: 531200
• Number Of Labs/clbs: 21248
• Total Ram Bits: 27376
• Number Of I /o: 976
• Voltage - Supply: 0.87 V ~ 0.93 V
• Mounting Type: Surface Mount
• Operating Temperature: -40°C ~ 100°C
• Package / Case: 1517-HBGA
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Number Of Gates: -

© 2011 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX are Reg. U.S. Pat. & Tm. Off.
and/or trademarks of Altera Corporation in the U.S. and other countries. All other trademarks and service marks are the property of their respective holders as described at
www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera’s standard warranty, but
reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any
information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device
specifications before relying on any published information and before placing orders for products or services.
SIV52005-3.2
Glossary of Terms
Table 5–1. Glossary of Terms Used in this Chapter (Part 1 of 2)
Stratix IV Device Handbook Volume 2: Transceivers
February 2011
February 2011
SIV52005-3.2
AEQ Control Logic
AEQ Hardware
ALTGX_RECONFIG Instance
ALTGX Instance
Term
Stratix
portions of the transceivers without powering down any part of the device. This
chapter describes and provides examples about the different modes available for
dynamic reconfiguration.
You can use the ALTGX_RECONFIG instance to reconfigure the physical medium
attachment (PMA) controls, functional blocks, clock multiplier unit (CMU)
phase-locked loops (PLLs), receiver clock data recovery (CDR), and input reference
clocks of a transceiver channel.
Additionally, you can monitor the receiver eye width, implement decision feedback
control, and achieve adaptive equalization (AEQ) control with dynamic
reconfiguration.
This chapter contains the following sections:
■
■
■
■
■
■
■
■
■
■
Table 5–1
“Glossary of Terms” on page 5–1
“Dynamic Reconfiguration Controller Architecture” on page 5–3
“Quartus II MegaWizard Plug-In Manager Interfaces to Support Dynamic
Reconfiguration” on page 5–4
“Dynamic Reconfiguration Modes Implementation” on page 5–12
“Dynamic Reconfiguration Controller Port List” on page 5–76
“Error Indication During Dynamic Reconfiguration” on page 5–88
“Dynamic Reconfiguration Duration” on page 5–89
“Dynamic Reconfiguration (ALTGX_RECONFIG Instance) Resource Utilization”
on page 5–92
“Functional Simulation of the Dynamic Reconfiguration Process” on page 5–93
“Dynamic Reconfiguration Examples” on page 5–94
®
AEQ hardware is circuitry that you can enable in the receiver portion of the transceivers.
Dynamic reconfiguration controller instance generated by the ALTGX_RECONFIG
MegaWizard
Transceiver instance generated by the ALTGX MegaWizard Plug-In Manager.
AEQ control logic is soft IP that you can enable in the dynamic reconfiguration controller.
IV GX and GT transceivers allow you to dynamically reconfigure different
lists the terms used in this chapter:
™
Plug-In Manager.
5. Dynamic Reconfiguration in Stratix IV
Description
Devices
Subscribe