R5S72030W200FP Renesas Electronics America, R5S72030W200FP Datasheet - Page 26

IC SUPERH MPU ROMLESS 240QFP

R5S72030W200FP

Manufacturer Part Number
R5S72030W200FP
Description
IC SUPERH MPU ROMLESS 240QFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7200r
Datasheets

Specifications of R5S72030W200FP

Core Processor
SH2A-FPU
Core Size
32-Bit
Speed
200MHz
Connectivity
CAN, I²C, SCI, SSI, SSU, USB
Peripherals
DMA, LCD, POR, PWM, WDT
Number Of I /o
82
Program Memory Type
ROMless
Ram Size
80K x 8
Voltage - Supply (vcc/vdd)
1.1 V ~ 3.6 V
Data Converters
A/D 8x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 85°C
Package / Case
240-QFP
For Use With
R0K572030S000BE - KIT DEV FOR SH7203HS0005KCU11H - EMULATOR E10A-USB H8S(X),SH2(A)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Program Memory Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
R5S72030W200FP
Manufacturer:
SAMSUNG
Quantity:
1 001
Part Number:
R5S72030W200FP
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
R5S72030W200FP
Manufacturer:
RENESAS
Quantity:
8 000
Section 2 Programming Model
RM: Rounding Mode
RM = 00: Round to Nearest
RM = 01: Round to Zero
RM = 10: Reserved
RM = 11: Reserved
Bits 21, 23 to 31: Reserved
Note: The SH-2A does not generate an FPU error.
2.2.6
For the nineteen 32-bit registers comprising general registers R0 to R14, control register GBR, and
system registers MACH, MACL, and PR, high-speed register saving and restoration can be carried
out using a register bank. Saving to the bank is performed automatically after the CPU accepts an
interrupt that uses a register bank. Restoration from the bank is executed by issuing a RESBANK
instruction in an interrupt service routine.
For details, refer to section 7, Register Banks.
2.2.7
Table 2.1
Rev. 3.00 Jul 08, 2005 page 10 of 484
REJ09B0051-0300
Classification
General registers
Control registers
System registers
Floating-point registers
Floating-point system registers
Register Banks
Register Initial Values
Initial Values of Registers
Register
R0–R14
R15(SP)
SR
GBR, TBR
VBR
MACH, MACL, PR
PC
FRR0–FRR15
FPUL
FPSCR
Undefined
SP value in the program address table
Bits I3–I0 are 1111 (H'F), BO, CS are 0,
reserved bits are 0, and other bits are
undefined
Undefined
H'00000000
Undefined
Value of the program counter in the vector
address table
Undefined
Undefined
H'00040001
Initial Value

Related parts for R5S72030W200FP