R5S72030W200FP Renesas Electronics America, R5S72030W200FP Datasheet - Page 89

IC SUPERH MPU ROMLESS 240QFP

R5S72030W200FP

Manufacturer Part Number
R5S72030W200FP
Description
IC SUPERH MPU ROMLESS 240QFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7200r
Datasheets

Specifications of R5S72030W200FP

Core Processor
SH2A-FPU
Core Size
32-Bit
Speed
200MHz
Connectivity
CAN, I²C, SCI, SSI, SSU, USB
Peripherals
DMA, LCD, POR, PWM, WDT
Number Of I /o
82
Program Memory Type
ROMless
Ram Size
80K x 8
Voltage - Supply (vcc/vdd)
1.1 V ~ 3.6 V
Data Converters
A/D 8x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 85°C
Package / Case
240-QFP
For Use With
R0K572030S000BE - KIT DEV FOR SH7203HS0005KCU11H - EMULATOR E10A-USB H8S(X),SH2(A)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Program Memory Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
R5S72030W200FP
Manufacturer:
SAMSUNG
Quantity:
1 001
Part Number:
R5S72030W200FP
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
R5S72030W200FP
Manufacturer:
RENESAS
Quantity:
8 000
(5) Multiplication Result Rn Storage Instruction
MULR performs a 32-bit x 32-bit multiplication, and stores the lower 32 bits of the result in a
general register Rn.
(6) Batch Division Instructions
These instructions perform batch 32-bit ÷ 32-bit division. The DIVU instruction performs
division of unsigned data, and the DIVS instruction performs division of signed data.
(7) Saturation Value Comparison Instructions
These instructions perform a comparison with a saturation value, and store the saturation upper-
limit value in a general register Rn if the general register Rn contents exceed the saturation upper-
limit value, or store the saturation lower-limit value in general register Rn if the general register
Rn contents are less than the saturation upper-limit value. Only byte and word saturation values
are supported.
(8) Barrel Shift Instructions
These instructions shift arbitrary bits. Two kinds of instructions are provided, for an arithmetic
shift and a logical shift.
(9) Multiple Register Save/Restore Instructions
These instructions save a number of consecutive registers to memory, or restore a number of
consecutive registers from memory. It is possible to specify a general register Rn, and to save or
restore consecutive general registers higher than or lower than the specified Rn.
MULR
DIVS, DIVU
CLIPS, CLIPU
SHAD, SHLD
MOVML, MOVMU
Rev. 3.00 Jul 08, 2005 page 73 of 484
Section 6 Instruction Descriptions
REJ09B0051-0300

Related parts for R5S72030W200FP