R5S72030W200FP Renesas Electronics America, R5S72030W200FP Datasheet - Page 411

IC SUPERH MPU ROMLESS 240QFP

R5S72030W200FP

Manufacturer Part Number
R5S72030W200FP
Description
IC SUPERH MPU ROMLESS 240QFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7200r
Datasheets

Specifications of R5S72030W200FP

Core Processor
SH2A-FPU
Core Size
32-Bit
Speed
200MHz
Connectivity
CAN, I²C, SCI, SSI, SSU, USB
Peripherals
DMA, LCD, POR, PWM, WDT
Number Of I /o
82
Program Memory Type
ROMless
Ram Size
80K x 8
Voltage - Supply (vcc/vdd)
1.1 V ~ 3.6 V
Data Converters
A/D 8x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 85°C
Package / Case
240-QFP
For Use With
R0K572030S000BE - KIT DEV FOR SH7203HS0005KCU11H - EMULATOR E10A-USB H8S(X),SH2(A)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Program Memory Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
R5S72030W200FP
Manufacturer:
SAMSUNG
Quantity:
1 001
Part Number:
R5S72030W200FP
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
R5S72030W200FP
Manufacturer:
RENESAS
Quantity:
8 000
(b) When a MAC.L instruction is immediately followed by a MULS.W, MULU.W, DMULS.L,
(c) When a MAC.L instruction is immediately followed by an LDS.L (memory) instruction
Instruction Issuance
This instruction uses the memory access pipeline.
This instruction uses the multiplier.
This instruction is executed even if the multiplier is locked.
This instruction locks the multiplier for a 5-slot interval.
Parallel Execution Capability
This is a multi-cycle instruction, and cannot be executed in parallel with a subsequent instruction.
(See section 8.3.4, Details of Contention Due to Multi-Cycle Instruction.)
MAC.L @Rm+,@Rn+
STS
Instruction after next
MAC.L @Rm+,@Rn+
LDS.L @Rn+,MACL
Instruction after next
DMULU.L, MUL.L, MULR, STS (register). STS.L (memory), or LDS (register) instruction
As the MAC.L instruction locks the multiplier, stalling occurs a further 2 states back.
Execution is delayed for a MAC execution state (4-slot) interval.
MACH,Rn
↔ ↔ ↔ ↔ ↔ ↔ ↔ ↔ Slots
↔ ↔ ↔ ↔ ↔ ↔ ↔ ↔ Slots
IF
IF
IF
IF
ID
ID
IF
IF
EX
EX
MA
MA
MA
MA
Rev. 3.00 Jul 08, 2005 page 395 of 484
mm
mm
ID
ID
mm
mm
EX
EX
ID
ID
Section 8 Pipeline Operation
mm
mm
MA
EX
EX
⋅ ⋅ ⋅ ⋅ ⋅ ⋅ ⋅ ⋅ ⋅ ⋅ ⋅ ⋅
WB
WB
⋅ ⋅ ⋅ ⋅ ⋅ ⋅ ⋅ ⋅ ⋅ ⋅ ⋅ ⋅
REJ09B0051-0300

Related parts for R5S72030W200FP