R5S72030W200FP Renesas Electronics America, R5S72030W200FP Datasheet - Page 48

IC SUPERH MPU ROMLESS 240QFP

R5S72030W200FP

Manufacturer Part Number
R5S72030W200FP
Description
IC SUPERH MPU ROMLESS 240QFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7200r
Datasheets

Specifications of R5S72030W200FP

Core Processor
SH2A-FPU
Core Size
32-Bit
Speed
200MHz
Connectivity
CAN, I²C, SCI, SSI, SSU, USB
Peripherals
DMA, LCD, POR, PWM, WDT
Number Of I /o
82
Program Memory Type
ROMless
Ram Size
80K x 8
Voltage - Supply (vcc/vdd)
1.1 V ~ 3.6 V
Data Converters
A/D 8x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 85°C
Package / Case
240-QFP
For Use With
R0K572030S000BE - KIT DEV FOR SH7203HS0005KCU11H - EMULATOR E10A-USB H8S(X),SH2(A)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Program Memory Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
R5S72030W200FP
Manufacturer:
SAMSUNG
Quantity:
1 001
Part Number:
R5S72030W200FP
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
R5S72030W200FP
Manufacturer:
RENESAS
Quantity:
8 000
Section 3 Exception Handling
3.10
3.10.1
Ensure that the stack pointer (SP) value is a multiple of 4. If it is not, an address error will be
caused when the stack is accessed in exception handling.
3.10.2
Ensure that the vector base register (VBR) value is a multiple of 4. If it is not, an address error
will be caused when the vector is accessed in exception handling.
3.10.3
If the stack pointer (SP) value is not a multiple of 4, an address error will occur in exception
handling (interrupt, etc.) stacking, and after the exception handling is completed, address error
exception handling will be started. An address error will also occur in stacking in the address
error exception handling, but this address error will not be accepted in order to prevent endless
stacking due to address errors. This enables program control to be switched to the address error
exception service routine, and error handling to be carried out.
When an address error occurs in exception handling stacking, the stacking bus cycle (write) is
executed. In SR and PC stacking, SP is decremented by 4 in each case, and therefore the SP value
is not a multiple of 4 after stacking is completed. Also, the address value output in stacking is the
SP value, and the actual address at which the error occurred is output. In this case, the stacked
write data is undefined.
Rev. 3.00 Jul 08, 2005 page 32 of 484
REJ09B0051-0300
Usage Notes
Stack Pointer (SP) Value
Vector Base Register (VBR) Value
Address Errors Occurring in Address Error Exception Handling Stacking

Related parts for R5S72030W200FP