R5S72030W200FP Renesas Electronics America, R5S72030W200FP Datasheet - Page 393

IC SUPERH MPU ROMLESS 240QFP

R5S72030W200FP

Manufacturer Part Number
R5S72030W200FP
Description
IC SUPERH MPU ROMLESS 240QFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7200r
Datasheets

Specifications of R5S72030W200FP

Core Processor
SH2A-FPU
Core Size
32-Bit
Speed
200MHz
Connectivity
CAN, I²C, SCI, SSI, SSU, USB
Peripherals
DMA, LCD, POR, PWM, WDT
Number Of I /o
82
Program Memory Type
ROMless
Ram Size
80K x 8
Voltage - Supply (vcc/vdd)
1.1 V ~ 3.6 V
Data Converters
A/D 8x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 85°C
Package / Case
240-QFP
For Use With
R0K572030S000BE - KIT DEV FOR SH7203HS0005KCU11H - EMULATOR E10A-USB H8S(X),SH2(A)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Program Memory Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
R5S72030W200FP
Manufacturer:
SAMSUNG
Quantity:
1 001
Part Number:
R5S72030W200FP
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
R5S72030W200FP
Manufacturer:
RENESAS
Quantity:
8 000
Double-
precision
floating-
point
instructions
Notes: 1. 1 state when a branch is not performed.
Type
2. Number of stages, execution states, and latency are shown in BO bit = 0/BO bit = 1
3. Latency is shown in CPU register/FPU register order.
4. Latency is shown in the following order: in case of use as CPU register/single-precision
Floating-
point
operation
instructions
(excluding
FDIV)
Floating-
point
operation
instructions
(FDIV,
FSQRT)
Floating-
point
compare
instructions
order.
register; in case of use as FRn even number side/single-precision register; in case of
use as FRn odd number side/double-precision register.
Category
of Stages
Number
10
27
26
6
6
5
4
Execution
States
1
1
1
1
1
1
2
0/8/7/8 *
0/4 *
0/4/3/4 *
0
0/25/24/
25 *
0/24/23/
24 *
Latency
4
4
3
3
4
4
• These instruc-
• These instruc-
• These instruc-
• These instruc-
tions use the
FPU arithmetic
operation
pipeline.
tions use the
FPU load/store
pipeline.
tions use the
FPU arithmetic
operation
pipeline and
FPU division/
square root
extraction
pipeline.
Floating-point
compare
instructions
tions use the
FPU arithmetic
operation
pipeline.
Contention
Rev. 3.00 Jul 08, 2005 page 377 of 484
Section 8 Pipeline Operation
FADD
FMUL
FSUB
FTRC
FLOAT
FABS
FNEG
FDIV
FSQRT
FCMP/EQ DRm,DRn
FCMP/GT DRm,DRn
Instructions
REJ09B0051-0300
DRm,DRn
DRm,DRn
DRm,DRn
DRm,FPUL
FPUL,DRn
DRn
DRn
DRm,DRn
DRn

Related parts for R5S72030W200FP