SI4010-C2-GT Silicon Laboratories Inc, SI4010-C2-GT Datasheet - Page 44

IC TX 27-960MHZ FSK 3.6V 10MSOP

SI4010-C2-GT

Manufacturer Part Number
SI4010-C2-GT
Description
IC TX 27-960MHZ FSK 3.6V 10MSOP
Manufacturer
Silicon Laboratories Inc
Series
EZRadio®r
Type
Crystalless SoC RF Transmitterr
Datasheet

Specifications of SI4010-C2-GT

Package / Case
10-MSOP
Mfg Application Notes
SI4010 Calculator Spreadsheet AppNote
Frequency
27MHz ~ 960MHz
Applications
Garage Openers, RKE, Security Alarms
Modulation Or Protocol
FSK, OOK
Data Rate - Maximum
100 kBaud
Power - Output
10dBm
Current - Transmitting
19.8mA
Data Interface
PCB, Surface Mount
Antenna Connector
PCB, Surface Mount
Memory Size
4kB RAM
Features
8051 MCU Core, Crystal-less Operation
Voltage - Supply
1.8 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Operating Frequency
27 MHz to 960 MHz
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Operating Supply Voltage
1.8 V to 3.6 V
Supply Current
14.2 mA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
336-1997-5

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SI4010-C2-GT
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Company:
Part Number:
SI4010-C2-GT
Quantity:
100
Part Number:
SI4010-C2-GTR
Manufacturer:
ST
Quantity:
1 000
Part Number:
SI4010-C2-GTR
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Part Number:
SI4010-C2-GTR
0
Company:
Part Number:
SI4010-C2-GTR
Quantity:
10 000
Si4010-C2
SFR Definition 13.5. ODS_RATEH
SFR Address = 0xAD
SFR Definition 13.6. ODS_WARM1
SFR Address = 0xAE
44
Name Reserved
Reset
Name
Reset
6:0
7:4
3:0
Bit
Bit
Type
Type
7
Bit
Bit
Reserved
WARM_
WARM_
DIV[3:0]
RATEH
PA[3:0]
Name
ODS_
Name
ODS_
ODS_
[6:0]
R/W
R
7
0
7
0
Read as 0. Write has no effect.
Upper Bits of 15-bit ODS Data Rate Field.
See the ODS_RATEL for description of the serializer data rates.
Sets Warm-Up Time for DIVIDER.
Sets the "warm up" interval for the DIVIDER, where it is biased up prior to transmis-
sion or on the transition from OOK Zero bit to OOK One bit. Set this value in a way
that the warm-up interval of the divider should be 5us for a given ODS clock rate.
Interval is in 4 x clk_ods cycles resolution
Interval = 4 x ods_warm_div x (ods_ck_div+1)/24 MHz
Using the Si4010 calculator spreadsheet in order to determine the correct value of
this parameter is strongly recommended.
Sets Warm-Up Time for PA.
Sets the "warm up" interval for the PA, where it is biased up prior to transmission or
on the transition from OOK Zero bit to OOK One bit. Set this value in a way that the
warm-up interval of the PA should be 1us for a given ODS clock rate. Interval is
directly in clk_ods cycles. Interval = ods_warm_pa x (ods_ck_div+1)/24 MHz
Using the Si4010 calculator spreadsheet in order to determine the correct value of
this parameter is strongly recommended.
ODS_WARM_DIV[3:0]
R/W
R/W
6
0
6
0
R/W
R/W
5
0
5
0
R/W
R/W
Rev. 1.0
4
0
4
0
ODS_RATEH[6:0]
Function
Function
R/W
R/W
3
0
3
0
ODS_WARM_PA[3:0]
R/W
R/W
2
0
2
0
R/W
R/W
1
0
1
0
R/W
R/W
0
0
0
0

Related parts for SI4010-C2-GT