SI4010-C2-GT Silicon Laboratories Inc, SI4010-C2-GT Datasheet - Page 68

IC TX 27-960MHZ FSK 3.6V 10MSOP

SI4010-C2-GT

Manufacturer Part Number
SI4010-C2-GT
Description
IC TX 27-960MHZ FSK 3.6V 10MSOP
Manufacturer
Silicon Laboratories Inc
Series
EZRadio®r
Type
Crystalless SoC RF Transmitterr
Datasheet

Specifications of SI4010-C2-GT

Package / Case
10-MSOP
Mfg Application Notes
SI4010 Calculator Spreadsheet AppNote
Frequency
27MHz ~ 960MHz
Applications
Garage Openers, RKE, Security Alarms
Modulation Or Protocol
FSK, OOK
Data Rate - Maximum
100 kBaud
Power - Output
10dBm
Current - Transmitting
19.8mA
Data Interface
PCB, Surface Mount
Antenna Connector
PCB, Surface Mount
Memory Size
4kB RAM
Features
8051 MCU Core, Crystal-less Operation
Voltage - Supply
1.8 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Operating Frequency
27 MHz to 960 MHz
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Operating Supply Voltage
1.8 V to 3.6 V
Supply Current
14.2 mA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
336-1997-5

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SI4010-C2-GT
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Company:
Part Number:
SI4010-C2-GT
Quantity:
100
Part Number:
SI4010-C2-GTR
Manufacturer:
ST
Quantity:
1 000
Part Number:
SI4010-C2-GTR
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Part Number:
SI4010-C2-GTR
0
Company:
Part Number:
SI4010-C2-GTR
Quantity:
10 000
Si4010-C2
The maximum number of read operations of the NVM memory is limited, but this limitation has effect only
in extreme conditions. Consult the electrical specification section in this document, and with “ANxxx NVM
Reliability Analysis.”
23.10. MTP (EEPROM) Memory
The MTP memory is a special block not organized as a usual memory. The memory output is mapped to
the XDATA address space as a XREG register (abMTP_RDATA[16]) 16 byte read only array at addresses
0x4040 .. 0x404F. Writing to the MTP memory can be done only indirectly by using the Silicon Labs pro-
vided API ROM functions.
To write to MTP the user must prepare an array of all 16 bytes in CODE/XDATA RAM. There is no byte
access to MTP. Even if only a single bit is to be changed in MTP, the current content must be copied to the
CODE/XDATA RAM in full, all 16 bytes. Then the desired bit has to be changed in that RAM copy and an
API function has to be called to program the 16 byte changed data from RAM to MTP. The user can use
the API MTP copy call to get the current content of MTP into CODE/XDATA RAM for modifications. If the
MTP bit is not changing value the programming cycle is not counted against the maximum bit change dura-
bility of MTP. Therefore, programming the 16 byte MTP content unchanged from the current value has no
effect on the longevity of the MTP.
There is no direct write access to MTP through registers. Silicon Labs API ROM functions must be used.
XREG Definition 23.1. abMTP_RDATA[16]
XREG Address = 0x4040
68
Name
Reset
Byte
Type
Byte
15:0
RDATA[0:15]
15
abMTP_
Name
14
MTP Read Data.
MTP 16-byte read only array.
abMTP_RDATA[0:15]
Rev. 1.0
...
...
R
Function
1
0

Related parts for SI4010-C2-GT