SI4010-C2-GT Silicon Laboratories Inc, SI4010-C2-GT Datasheet - Page 86

• Manufacturer Part Number: SI4010-C2-GT
• Description: IC TX 27-960MHZ FSK 3.6V 10MSOP
• Manufacturer: Silicon Laboratories Inc
• Series: EZRadio®r
• Type: Crystalless SoC RF Transmitterr

Specifications of SI4010-C2-GT

• Package / Case: 10-MSOP
• Mfg Application Notes: SI4010 Calculator Spreadsheet AppNote
• Frequency: 27MHz ~ 960MHz
• Applications: Garage Openers, RKE, Security Alarms
• Modulation Or Protocol: FSK, OOK
• Data Rate - Maximum: 100 kBaud
• Power - Output: 10dBm
• Current - Transmitting: 19.8mA
• Data Interface: PCB, Surface Mount
• Antenna Connector: PCB, Surface Mount
• Memory Size: 4kB RAM
• Features: 8051 MCU Core, Crystal-less Operation
• Voltage - Supply: 1.8 V ~ 3.6 V
• Operating Temperature: -40°C ~ 85°C
• Operating Frequency: 27 MHz to 960 MHz
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Operating Supply Voltage: 1.8 V to 3.6 V
• Supply Current: 14.2 mA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant
• Other names: 336-1997-5

Si4010-C2
86
SFRs are listed in alphabetical order. All undefined SFR locations are reserved
ACC
B
BOOT_FLAGS
CLKOUT_SET
DPH
DPL
EIE1
EIP1
FC_CTRL
FC_INTERVAL
GFM_CONST
GFM_DATA
GPR_CTRL
GPR_DATA
IE
IP
INT_FLAGS
LC_FSK
ODS_CTRL
ODS_DATA
ODS_RATEH
ODS_RATEL
ODS_TIMING
ODS_WARM1
ODS_WARM2
P0
P0CON
P1
P1CON
P2
PA_LVL
PCON
PORT_CTRL
Register
Address
0xDD
0xAD
0xAC
0xCE
0x9D
0xBF
0xAB
0xAA
0xAE
0xAF
0xE0
0xF0
0x8F
0xE6
0xF6
0x9B
0xB1
0xB2
0xA8
0xB8
0xE4
0xA9
0xA4
0xA5
0xA0
0xB5
0x83
0x82
0x85
0x84
0x80
0x90
0x87
Table 25.2. Special Function Registers
Accumulator
B Register
Boot Flags
Clock Output Settings
Data Pointer High
Data Pointer Low
Extended Interrupt Enable 1
Extended Interrupt Priority 1
Frequency Counter Control
Frequency Counter Interval
AES GFM Multiplier Constant
AES GFM Data
General Purpose Control Register
General Purpose Data Register
Interrupt Enable
Interrupt Priority
Interrupt Flags
LC FSK Deviation
ODS Control
ODS Data
ODS Rate High Byte
ODS Rate Low Byte
ODS Timing Register
ODS Warm up times for PA and Divider
ODS Warm up time for LCOSC
Port 0 Latch
Port 0 Configuration
Port 1 Latch
Port 1 Configuration
Port 2 Latch
Power Amplifier Level
Power Control
Port Control
Rev. 1.0
Description
Page
124
104
104
126
126
118
119
119
120
120
102
121
62
63
78
61
61
96
97
52
53
94
95
98
46
41
43
44
43
42
44
45
38