NH82801HEM S LB9B Intel, NH82801HEM S LB9B Datasheet - Page 545

• Manufacturer Part Number: NH82801HEM S LB9B
• Manufacturer: Intel

Specifications of NH82801HEM S LB9B

• Lead Free Status / RoHS Status: Compliant

SATA Controller Registers (D31:F5)
13.1.13
13.1.14
Intel
®
ICH8 Family Datasheet
SCNL_BAR—Secondary Control Block Base Address
Register (IDE D31:F1)
Address Offset: 1Ch
Default Value:
NOTE: This 4-byte I/O space is used in native mode for the Secondary Controller’s Command
BAR — Legacy Bus Master Base Address Register
(SATA–D31:F5)
Address Offset: 20h
Default Value:
The Bus Master IDE interface function uses Base Address register 5 to request a
16-byte I/O space to provide a software interface to the Bus Master functions. Only
12 bytes are actually used (6 bytes for primary, 6 bytes for secondary). Only bits
[15:4] are used to decode the address.
31:16
31:16
15:2
15:4
3:1
Bit
Bit
1
0
0
Block.
Reserved
Base Address — R/W. This field provides the base address of the I/O space (4
consecutive I/O locations).
Reserved
Resource Type Indicator (RTE) — RO. Hardwired to 1 to indicate a request for I/O
space.
Reserved
Base Address — R/W. This field provides the base address of the I/O space
(16 consecutive I/O locations).
Reserved
Resource Type Indicator (RTE) — RO. Hardwired to 1 to indicate a request for I/O
space.
00000001h
00000001h
–
–
23h
1Fh
Description
Description
Attribute:
Size:
Attribute:
Size:
R/W, RO
32 bits
R/W, RO
32 bits
545