tmxf28155 ETC-unknow, tmxf28155 Datasheet - Page 223
tmxf28155
Manufacturer Part Number
tmxf28155
Description
Tmxf28155 Super Mapper 155/51 Mbits/s Sonet/sdh X28/x21 Ds1/e1
Manufacturer
ETC-unknow
Datasheet
1.TMXF28155.pdf
(606 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
tmxf281553BAL3C
Manufacturer:
DSP
Quantity:
5
- Current page: 223 of 606
- Download datasheet (5Mb)
Preliminary Data Sheet
May 2001
11 M13/M23 MUX/DeMUX Registers
Table 282. M13_SEL_DS2_LB_R, Select DS2 Loopback (R/W)
Table 283. M13_RDS2_EDGE_R[1—2], Rx DS2 Edge Registers [1—2](R/W)
Table 284. M13_DS2_OUT_IDLE_R, DS2 Output Idle (R/W)
Table 285. M13_DS2_OUT_AIS_R, DS2 Output Alarm Indication Signal (R/W)
Agere Systems Inc.
Address
Address
0x1009A 15:7
Address
0x1009E 15:7
Address
0x10098 15:7
0x10099 15:7
0x1009F 15:7
6:0
6:0
6:0
6:0
6:0
Bit
Bit
Bit
Bit
M13_DS2ALCO_
M13_DS2_OUT_
M13_DS2_OUT_
M13_SEL_DS2_
RTM_EDGE[7:1]
M13_RDS2_
EDGE[7:1]
IDLE[7:1]
AIS[7:1]
LB[7:1]
Name
Name
Name
Name
—
—
—
—
—
Reserved.
If M13_SEL_DS2_LBy = 1, the DS2 Signal from Time Slot y
in the Received DS3 Signal is Looped Back into Time
Slot y of the Transmitted DS3 Signal.
Reserved.
A logic 1 of these Bits Means that the Received DS2 Sig-
nals are Retimed by the Rising Edge of the Associated
Clocks. A logic 0 means that the data is retimed by the falling
edge. When used in the demand clocking mode of the M23
mapping, M13_RDS2_EDGE[7:1] = 1 should be set if the
delay from the output clock to the incoming data (the maximum
should be less than 8 STS-1 clock cycles) is less than 4 STS-1
clock cycles; otherwise, M13_RDS2_EDGE[7:1] = 0 should be
used.
Reserved.
In the Demand Clocking Mode of the M23 Mapping, this
Register Provides an Extra Clock Edge Selection Capabil-
ity, in Addition to M13_RDS2_EDGE[7:1], for Retiming
Input DS2 Data. It should normally be set to logic 1 (default).
A logic 0 is suggested only to be used with
M13_RDS2_EDGE[7:1] = 0 when necessary.
Reserved.
If M13_DS2_OUT_IDLEy = 1, the Output from DS2 Output
Selection Block y is Held Low.
Reserved.
If M13_DS2_OUT_IDLEy = 0
Bit Causes DS2 AIS to be Output From the DS2 Output
Selector y; Otherwise, the DS2 Signal From Time Slot y in
the Received DS3 Signal will be Output.
(continued)
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
Function
Function
Function
Function
(Table
TMXF28155/51 Super Mapper
284), a Logic 1 of this
Default
Default
Default
Default
Reset
0x000
0x000
Reset
0x000
Reset
0x000
Reset
0x000
0x00
0x7F
0x00
0x00
0x00
223
Related parts for tmxf28155
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Manufacturer:
ETC-unknow
Datasheet:
Part Number:
Description:
Manufacturer:
ETC-unknow
Datasheet: