PEB22554 SIEMENS [Siemens Semiconductor Group], PEB22554 Datasheet - Page 138

no-image

PEB22554

Manufacturer Part Number
PEB22554
Description
ICs for Communications
Manufacturer
SIEMENS [Siemens Semiconductor Group]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PEB22554H/T
Manufacturer:
INF
Quantity:
5 510
Part Number:
PEB22554H/T
Manufacturer:
OMRON
Quantity:
5 510
Part Number:
PEB22554HT
Manufacturer:
INFINEON
Quantity:
325
Part Number:
PEB22554HT V1.3
Quantity:
1 078
Part Number:
PEB22554HT V1.3
Manufacturer:
Infineon
Quantity:
490
Part Number:
PEB22554HT2.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
PEB22554HTV1.3
Manufacturer:
INFIEON
Quantity:
20 000
Part Number:
PEB22554HTV2.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
PEB22554V1.3
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
TTRF…
DAF…
Clock Mode Register 1 (Read/Write)
Value after RESET: 00
CMR1
DRSS1 ... 0 …
Semiconductor Group
7
DRSS1
DRSS0
0…
1…
The SYPR pin function is selected by PC(1-4).RPC(2-0) = 000.
TTR Register Function
Setting this bit the function of the TTR1-4 registers are changed. A
one in each TTR register will force the XSIGM marker high for the
respective time-slot and controls sampling of the time-slots provided
on pin XSIG. XSIG is selected by PC(1-4).XPC(2-0).
Disable Automatic Freeze
0…
1…
DCO-R Synchronization Clock Source
These bits select the reference clock source for the DCO-R circuitry.
00… receive reference clock generated by the DPLL of channel 1
01… receive reference clock generated by the DPLL of channel 2
10… receive reference clock generated by the DPLL of channel 3
11… receive reference clock generated by the DPLL of channel 4
Note: After Reset all DCO-R circuitries will synchronize on the clock
H
SYPR is latched with the first falling edge of the SCLKR clock.
SYPR is latched with the first rising edge of the SCLKR clock.
Signaling is automaticly frozen if one of the following alarms
Automatic freezing of signaling data is disabled. Updating of the
occured: Loss of Signal (FRS0.LOS), Loss of CAS Frame
Alignment (FRS1.TS16LFA) , or receive slips (ISR3.RSP/N).
signaling buffer is also done if one of the above described alarm
conditions is active. However, updating of the signaling buffer is
stopped if SIC2.FFS is set. Significant only if the serial signaling
access is enabled.
sourced by the DPLL of channel 1 . Each channel have to be
configured individually.
If LIM0.MAS is set the DCO-R circuitry will synchronize on the
clock applied to port SYNC.
RS1
RS0
138
DCS
STF
Operational Description E1
DXJA
0
DXSS
PEB 22554
(x44)
09.98

Related parts for PEB22554