PEB22554 SIEMENS [Siemens Semiconductor Group], PEB22554 Datasheet - Page 68

no-image

PEB22554

Manufacturer Part Number
PEB22554
Description
ICs for Communications
Manufacturer
SIEMENS [Siemens Semiconductor Group]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PEB22554H/T
Manufacturer:
INF
Quantity:
5 510
Part Number:
PEB22554H/T
Manufacturer:
OMRON
Quantity:
5 510
Part Number:
PEB22554HT
Manufacturer:
INFINEON
Quantity:
325
Part Number:
PEB22554HT V1.3
Quantity:
1 078
Part Number:
PEB22554HT V1.3
Manufacturer:
Infineon
Quantity:
490
Part Number:
PEB22554HT2.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
PEB22554HTV1.3
Manufacturer:
INFIEON
Quantity:
20 000
Part Number:
PEB22554HTV2.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
PEB22554V1.3
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
For transmit direction, contents of time-slot 0 are additionally determined by the selected
transparent mode:
enabled by
XSP.TT0
TSWM.TSIF
TSWM.TSIS
TSWM.TRA
TSWM.TSA4–8
1) pin XDI or XSIG or XFIFO buffer (signaling controller)
2)
3)
4)
The CRC procedure is automatically invoked when the multiframe structure is enabled.
CRC errors in the received data stream are counted by the 16 bit CRC Error Counter
CEC (one error per submultiframe, maximum).
Additionally a CRC4 error interrupt status ISR0.CRC4 may be generated if enabled by
IMR0.CRC4.
All CRC bits of one outgoing submultiframe are automatically inverted in case a CRC
error is flagged for the previous received submultiframe. This function is enabled via bit
RC0.CRCI. Setting the bit RC0.XCRCI will invert the CRC bits before transmission to the
distant end. The function of RC0.XCRCI and RC0.CRCI are logically ored.
Synchronization Procedure
Multiframe alignment is assumed to have been lost if doubleframe alignment has been
lost (flagged at status bits FRS0.LFA and FRS0.LMFA). The rising edge of these bits will
cause an interrupt status bits ISR2.LFA + ISR2.LMFA.
The multiframe resynchronization procedure starts when Doubleframe alignment has
been regained which is indicated by an interrupt status bit ISR2.FAR. For Doubleframe
synchronization refer to section Doubleframe Format. It may also be invoked by the user
by setting
– bit FMR0.FRS for complete Doubleframe and multiframe re-synchronization
– bit FMR1.MFCS for multiframe re-synchronization only.
Semiconductor Group
Automatic transmission of the A-bit is selectable
The S
Additionally, automatic transmission of submultiframe error indication is selectable
a
-bit register XSA4-8 may be used optionally
Framing + CRC A Bit
(int. generated)
via pin XDI
(int. generated)
(int. generated)
(int. generated)
(int. generated)
Transmit Transparent Source for
1)
XSW.XRA
via pin XDI
XSW.XRA
XSW.XRA
via pin XDI
XSW.XRA
68
2)
1)
1)
1)
XSW.XY0 … 4
via pin XDI
XSW.XY0 … 4
XSW.XY0 … 4
XSW.XY0 … 4
via pin XDI
Sa Bits
Functional Description E1
3)
2)
2)
2)
E Bits
XSP.XS13/XS15
via pin XDI
(int. generated)
via pin XDI
XSP.XS13/XS15
XSP.XS13/XS15
PEB 22554
09.98
4)
3)
3)

Related parts for PEB22554