PEB22554 SIEMENS [Siemens Semiconductor Group], PEB22554 Datasheet - Page 16

no-image

PEB22554

Manufacturer Part Number
PEB22554
Description
ICs for Communications
Manufacturer
SIEMENS [Siemens Semiconductor Group]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PEB22554H/T
Manufacturer:
INF
Quantity:
5 510
Part Number:
PEB22554H/T
Manufacturer:
OMRON
Quantity:
5 510
Part Number:
PEB22554HT
Manufacturer:
INFINEON
Quantity:
325
Part Number:
PEB22554HT V1.3
Quantity:
1 078
Part Number:
PEB22554HT V1.3
Manufacturer:
Infineon
Quantity:
490
Part Number:
PEB22554HT2.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
PEB22554HTV1.3
Manufacturer:
INFIEON
Quantity:
20 000
Part Number:
PEB22554HTV2.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
PEB22554V1.3
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Pin Definitions and Function (cont’d)
Pin No.
115, 138,
43, 66
116, 137,
44, 65
Semiconductor Group
Symbol
RL1(1-4)
RDIP(1-4)
ROID(1-4)
RL2(1-4)
RDIN(1-4)
RCLKI(1-4)
Input (I)
Output (O)
I
I
I
I
I
I
Function
Line Receiver 1
Analog Input from the external transformer.
Selected if LIM1.DRS = 0.
Receive Data Input Positive
Digital input for received dual rail PCM(+) route
signal which will be latched with the internal
generated Receive Route Clock. An internal
DPLL will extract the Receive Route Clock from
the incoming data pulse. The duty cycle of the
receiving signal has to be closely to 50 %.
The Dual Rail mode is selected if LIM1.DRS = 1
and FMR0.RC1 = 1. Input sense is selected by
bit RC0.RDIS (after Reset: active low).
Receive Optical Interface Data
Unipolar data received from fibre optical
interface with 2.048 MBit/s. Latching of data is
done with the falling edge of RCLKI. Input
sense is selected by bit RC0.RDIS.
The Single Rail mode is selected if
LIM1.DRS = 1 and FMR0.RC1 = 0.
Line Receiver 2
Analog Input from the external transformer.
Selected if LIM1.DRS = 0.
Receive Data Input Negative
Input for received dual rail PCM(-) route signal
which will be latched with the internal generated
Receive Route Clock. An internal DPLL will
extract the Receive Route Clock from the
incoming data pulse. The duty cycle of the
receiving signal has to be closely to 50 %.
The dual rail mode is selected if LIM1.DRS = 1
and FMR0.RC1 = 1. Input sense is selected by
bit RC0.RDIS (after Reset: active low).
Receive Clock Input
Receive clock input for the optical interface if
LIM1.DRS = 1 and FMR0.RC1/0 = 00.
Clock frequency: 2048 kHz
16
Pin Descriptions E1
PEB 22554
09.98

Related parts for PEB22554