PEB22554 SIEMENS [Siemens Semiconductor Group], PEB22554 Datasheet - Page 244

no-image

PEB22554

Manufacturer Part Number
PEB22554
Description
ICs for Communications
Manufacturer
SIEMENS [Siemens Semiconductor Group]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PEB22554H/T
Manufacturer:
INF
Quantity:
5 510
Part Number:
PEB22554H/T
Manufacturer:
OMRON
Quantity:
5 510
Part Number:
PEB22554HT
Manufacturer:
INFINEON
Quantity:
325
Part Number:
PEB22554HT V1.3
Quantity:
1 078
Part Number:
PEB22554HT V1.3
Manufacturer:
Infineon
Quantity:
490
Part Number:
PEB22554HT2.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
PEB22554HTV1.3
Manufacturer:
INFIEON
Quantity:
20 000
Part Number:
PEB22554HTV2.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
PEB22554V1.3
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Transmit Line Interface
The analog transmitter transforms the unipolar bit stream to ternary (alternate bipolar)
return to zero signals of the appropriate programmable shape. The unipolar data is
provided by pin XDI and the digital transmitter.
Similar to the receive line interface three different data types are supported:
Figure 62
Transmitter Configuration
Table 20
Recommended Transmitter Configuration Values
Parameter
R
t2 : t1
• Ternary Signal
• Dual rail data PCM(+), PCM(-) at multifunction ports XDOP and XDON with 50 % or
• Unipolar data on port XOID will be transmitted in NRZ (Non Return to Zero) with 100 %
Semiconductor Group
1
Selection between B8ZS or simple AMI coding with zero code suppression (B7
stuffing) is provided. B7 stuffing may be disabled on a per time-slot basis (clear
channel capability). Selected by FMR0.XC1/0 and LIM1.DRS = 0.
100 % duty cycle and with programmable polarity. Line coding is done in the same
way as in the ternary interface. Selected by FMR0.XC1=1 and LIM1.DRS = 1.
duty cycle or in CMI code with or without (SIC3.CMI) preprocessed by B8ZS coding to
a fibre optical interface. Clocking off data is done with the rising edge of the transmit
clock XCLK (1544 kHz) and with a programmable polarity. Selection is done by
FMR0.XC1 = 0 and LIM1.DRS = 1.
( 1 %) [ ]
Single rail data is converted into a ternary signal which is output on pins XL1 and XL2.
Line
t
1
t
2
244
R
R
1
1
DS1
2
1 : 2.4
Characteristic Impedance 100
XL1
XL2
Functional Description T1 / J1
FALC
R
ITS10968
PEB 22554
09.98

Related parts for PEB22554