PEB22554 SIEMENS [Siemens Semiconductor Group], PEB22554 Datasheet - Page 247

no-image

PEB22554

Manufacturer Part Number
PEB22554
Description
ICs for Communications
Manufacturer
SIEMENS [Siemens Semiconductor Group]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PEB22554H/T
Manufacturer:
INF
Quantity:
5 510
Part Number:
PEB22554H/T
Manufacturer:
OMRON
Quantity:
5 510
Part Number:
PEB22554HT
Manufacturer:
INFINEON
Quantity:
325
Part Number:
PEB22554HT V1.3
Quantity:
1 078
Part Number:
PEB22554HT V1.3
Manufacturer:
Infineon
Quantity:
490
Part Number:
PEB22554HT2.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
PEB22554HTV1.3
Manufacturer:
INFIEON
Quantity:
20 000
Part Number:
PEB22554HTV2.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
PEB22554V1.3
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
framing bits (terminal framing or multiframing) are incorrect. If auto-mode is enabled,
counting of framing errors is interrupted.
The resynchronization procedure may be controlled by either one of the following
procedure:
7.7
General
Activated with bit FMR1.PMOD = 1.
PCM line bit rate
Single frame length
Framing frequency
Organization
Selection of one of the four permissible framing formats is performed by bits
FMR4.FM1/0 . These formats are:
F4
F12
ESF
F72
The operating mode of the QuadFALC is selected by programming the carrier data rate
and characteristics, line code, multiframe structure, and signaling scheme.
The QuadFALC implements all of the standard and/or common framing structures PCM
24 (T1, 1.544 MBit/s) carriers. The internal HDLC-Controller supports all signaling
procedures including signaling frame synchronization / synthesis in all framing formats.
After RESET, the QuadFALC must be programmed with FMR1.PMOD = 1 to enable the
T1(PCM24) mode. Switching between the framing formats is done via bit FMR4.FM1/0
for the receiver and for the transmitter.
General Aspects of Synchronization
Synchronization status is reported via bit FRS0.LFA (Loss Of Frame Alignment).
Framing errors (pulse frame and multiframe) are counted by the Framing Error Counter
FEC.
Asynchronous state is reached if
2 out of 4 (bit FMR4.SSC1/0 = 00), or
2 out of 5 (bit FMR4.SSC1/0 = 01), or
2 out of 6 (bit FMR4.SSC1/0 = 10), or
4 consecutive multiframe pattern in ESF format are incorrect (bit FMR4.SSC1/0 = 11).
Semiconductor Group
Framer Operating Modes T1 / J1
:
:
:
:
:
:
:
:
1.544 MBit/s
193 bit, No. 1 … 193
8 kHz
24 time-slots, No. 1 … 24
with 8 bits each, No. 1 … 8 and one preceding F bit
4-frame multiframe
12-frame multiframe (D4)
Extended Superframe
72-frame multiframe (SLC96)
247
Functional Description T1 / J1
PEB 22554
09.98

Related parts for PEB22554