EP3C16F256I7N Altera, EP3C16F256I7N Datasheet - Page 289

no-image

EP3C16F256I7N

Manufacturer Part Number
EP3C16F256I7N
Description
Cyclone III
Manufacturer
Altera
Datasheets

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP3C16F256I7N
Manufacturer:
IR
Quantity:
14 520
Part Number:
EP3C16F256I7N
Manufacturer:
ALTERA31
Quantity:
214
Part Number:
EP3C16F256I7N
Manufacturer:
ALTERA
Quantity:
90
Part Number:
EP3C16F256I7N
Manufacturer:
XILINX
0
Part Number:
EP3C16F256I7N
Manufacturer:
ALTERA
0
Part Number:
EP3C16F256I7N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP3C16F256I7N
0
Figure 10–16. Multi-Device PS Configuration When Both Devices Receive the Same Data
Notes to
(1)
(2)
(3)
(4)
Altera Corporation-Preliminary
March 2007
(MAX II Device or
Microprocessor)
External Host
The pull-up resistor should be connected to a supply that provides an acceptable input signal for all devices in the
chain. V
The nCEO pins of both devices can be left unconnected or used as user I/O pins when configuring the same
configuration data into multiple devices.
The MSEL pin settings vary for different configuration voltage standards and POR time. To connect MSEL[3..0],
refer to
All I/O inputs must maintain a maximum AC voltage of 4.1 V. The DATA[0] and DCLK has to fit the maximum
overshoot equation outlined in
ADDR
Figure
Memory
Table 10–10 on page
CC
should be high enough to meet the V
DATA[0]
10–16:
f
10kΩ
V
CCIO
You can use a single configuration chain to configure Cyclone III devices
with other Altera devices. To ensure that all devices in the chain complete
configuration at the same time or that an error flagged by one device
initiates reconfiguration in all devices, all of the device CONF_DONE and
nSTATUS pins must be tied together.
For more information about configuring multiple Altera devices in the
same configuration chain, refer to Configuring Mixed Altera FPGA Chains
in the Configuration Handbook.
PS Configuration Timing
A PS configuration must meet the setup and hold timing parameters and
the maximum clock frequency. When using a microprocessor or another
intelligent host to control the PS interface, ensure that you meet these
timing requirements.
Figure 10–17
using a MAX II device as an external host.
10–46. Connect the MSEL pins directly to V
(1) V
10kΩ
“Configuration and JTAG Pin I/O Requirements” on page
CCIO
GND
(1)
Buffers (4)
shows the timing waveform for PS configuration when
nCE
Cyclone III Device
nSTATUS
DATA[0] (4)
nCONFIG
DCLK (4)
CONF_DONE
IH
specification of the I/O on the device and the external host.
MSEL[3..0]
nCEO
(3)
N.C. (2)
Cyclone III Device Handbook, Volume 1
CCIO
or ground.
GND
Passive Serial Configuration
Cyclone III Device
nSTATUS
nCE
DATA[0] (4)
nCONFIG
DCLK (4)
CONF_DONE
10–13.
MSEL[3..0]
nCEO
N.C. (2)
10–53
(3)

Related parts for EP3C16F256I7N