EP3C16F256I7N Altera, EP3C16F256I7N Datasheet - Page 291

no-image

EP3C16F256I7N

Manufacturer Part Number
EP3C16F256I7N
Description
Cyclone III
Manufacturer
Altera
Datasheets

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP3C16F256I7N
Manufacturer:
IR
Quantity:
14 520
Part Number:
EP3C16F256I7N
Manufacturer:
ALTERA31
Quantity:
214
Part Number:
EP3C16F256I7N
Manufacturer:
ALTERA
Quantity:
90
Part Number:
EP3C16F256I7N
Manufacturer:
XILINX
0
Part Number:
EP3C16F256I7N
Manufacturer:
ALTERA
0
Part Number:
EP3C16F256I7N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP3C16F256I7N
0
Altera Corporation-Preliminary
March 2007
Notes to
(1)
(2)
(3)
t
t
t
t
f
t
t
t
D H
C H
C L
C L K
M A X
C D 2 U M
C D 2 C U
C D 2 U M C
Table 10–11. PS Timing Parameters for Cyclone III Devices (Part 2 of 2)
Symbol
This information is preliminary.
This value is applicable if users do not delay configuration by extending the nCONFIG or nSTATUS low pulse
width.
The minimum and maximum numbers apply only if the internal oscillator is chosen as the clock source for starting
the device.
Table
10–11:
Data hold time after rising edge on
DCLK
DCLK
DCLK
DCLK
CONF_DONE
CONF_DONE
CONF_DONE
CLKUSR
f
high time
low time
period
frequency
option on
high to user mode
high to
high to user mode with
For more information about device configuration options and how to
create configuration files, refer to the Software Settings section in volume
2 of the Configuration Handbook.
PS Configuration Using a Microprocessor
In the PS configuration scheme, a microprocessor can control the transfer
of configuration data from a storage device, such as flash memory, to the
target Cyclone III device.
All information
Host” on page 10–46
external host. Refer to that section for all configuration and timing
information.
The MicroBlaster™ software driver enables you to configure Altera
FPGAs, including Cyclone III devices, through the ByteBlaster II or
ByteBlasterMV cable in PS mode. The MicroBlaster software driver
supports a RBF programming input file and is targeted for embedded PS
configuration. The source code is developed for the Windows NT
operating system. You can customize it to run on other operating systems.
Parameter
CLKUSR
enabled
“PS Configuration Using a MAX II Device as an External
(3)
DCLK
is also applicable when using a microprocessor as an
4 × maximum
t
period)
C D 2 C U
Cyclone III Device Handbook, Volume 1
+ (3,180 ×
Minimum
300
3.2
3.2
7.5
0
DCLK
Passive Serial Configuration
CLKUSR
Note (1)
period
Maximu
133
650
m
Units
MHz
10–55
ns
ns
ns
ns
µs

Related parts for EP3C16F256I7N