NH82801HEM S LA5R Intel, NH82801HEM S LA5R Datasheet - Page 647

• Manufacturer Part Number: NH82801HEM S LA5R
• Manufacturer: Intel

Specifications of NH82801HEM S LA5R

• Lead Free Status / RoHS Status: Compliant

Intel
17.1.4
17.1.5
Intel
®
®
ICH8 Family Datasheet
High Definition Audio Controller Registers (D27:F0)
PCISTS—PCI Status Register
(Intel
Offset Address: 06h
Default Value:
RID—Revision Identification Register
(Intel
Offset:
Default Value:
7:0
Bit
10:9
2:0
Bit
15
14
13
12
11
8
7
6
5
4
3
®
®
Revision ID — RO. Refer to the Intel
Update for the value of the Revision ID Register
Detected Parity Error (DPE) — RO. Not implemented. Hardwired to 0.
SERR# Status (SERRS) — RO. Not implemented. Hardwired to 0.
Received Master Abort (RMA) — R/WC. Software clears this bit by writing a 1 to it.
0 = No master abort received.
1 = The Intel
Received Target Abort (RTA) — RO. Not implemented. Hardwired to 0.
Signaled Target Abort (STA) — RO. Not implemented. Hardwired to 0.
DEVSEL# Timing Status (DEV_STS) — RO. Does not apply. Hardwired to 0.
Data Parity Error Detected (DPED) — RO. Not implemented. Hardwired to 0.
Fast Back to Back Capable (FB2BC) — RO. Does not apply. Hardwired to 0.
Reserved.
66 MHz Capable (66MHZ_CAP) — RO. Does not apply. Hardwired to 0.
Capabilities List (CAP_LIST) — RO. Hardwired to 1. Indicates that the controller
contains a capabilities pointer list. The first item is pointed to by looking at
configuration offset 34h.
Interrupt Status (IS) — RO.
0 = This bit is 0 after the interrupt is cleared.
1 = INTx# is asserted.
Note that this bit is not set by an MSI.
Reserved.
High Definition Audio Controller—D27:F0)
High Definition Audio Controller—D27:F0)
receives a master abort. When set, the Intel High Definition Audio controller
clears the run bit for the channel that received the abort.
0010h
08h
See bit description
–
®
07h
High Definition Audio controller sets this bit when, as a bus master, it
®
Description
Description
I/O Controller Hub 8 (ICH8) Family Specification
Attribute:
Size:
Size:
Attribute:
RO, R/WC
16 bits
RO
8 Bits
647