R5F61525 RENESAS [Renesas Technology Corp], R5F61525 Datasheet - Page 499

no-image

R5F61525

Manufacturer Part Number
R5F61525
Description
32-Bit CISC Microcomputer H8SX Family H8SX/1500 Series
Manufacturer
RENESAS [Renesas Technology Corp]
Datasheet
13.3.7
TXACK indicates the normal transmission of transmit messages in mailboxes.
Note:
Bit
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Bit
Bit Name
Initial Value
R/W
Bit
Bit Name
Initial Value
R/W
Note: *
*
Transmit Acknowledge Register (TXACK)
Bit Name
TXACK7
TXACK6
TXACK5
TXACK4
TXACK3
TXACK2
TXACK1
TXACK15
TXACK14
TXACK13
TXACK12
TXACK11
TXACK10
TXACK9
TXACK8
Only 1 can be written to clear the flag.
Only 1 can be written to these bits, to clear the flags.
TXACK15
TXACK7
R/(W)*
R/(W)*
15
0
7
0
TXACK14
Initial
Value
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
TXACK6
R/(W)*
R/(W)*
14
0
6
0
TXACK13
TXACK5
R/(W)*
R/(W)*
13
R/W
R/(W)*
R/(W)*
R/(W)*
R/(W)*
R/(W)*
R/(W)*
R/(W)*
R
R/(W)*
R/(W)*
R/(W)*
R/(W)*
R/(W)*
R/(W)*
R/(W)*
R/(W)*
0
5
0
TXACK12
TXACK4
R/(W)*
R/(W)*
12
Description
These bits are status flags that indicate error-free
transmission of the transmit message in the
corresponding mailboxes 1 to 15. When the
message in mailbox n (n = 1 to 15) has been
transmitted error-free, TXACKn is set to 1.
[Setting condition]
Completion of message transmission for
corresponding mailbox
[Clearing condition]
Writing 1
Bit 8 is reserved. This is a read-only bit and
cannot be modified.
0
4
0
TXACK11
TXACK3
R/(W)*
R/(W)*
Section 13 Controller Area Network (HCAN)
11
0
3
0
Rev. 3.00 Mar. 14, 2006 Page 461 of 804
TXACK10
TXACK2
R/(W)*
R/(W)*
10
0
2
0
TXACK1
TXACK9
R/(W)*
R/(W)*
9
0
1
0
REJ09B0104-0300
TXACK8
R/(W)*
R
8
0
0
0

Related parts for R5F61525