HD64F3048VTF8 Renesas Electronics America, HD64F3048VTF8 Datasheet - Page 371

• Manufacturer Part Number: HD64F3048VTF8
• Description: IC H8 MCU FLASH 128K 100-QFP
• Manufacturer: Renesas Electronics America
• Series: H8® H8/300Hr

Specifications of HD64F3048VTF8

• Core Processor: H8/300H
• Core Size: 16-Bit
• Speed: 8MHz
• Connectivity: SCI, SmartCard
• Peripherals: DMA, PWM, WDT
• Number Of I /o: 70
• Program Memory Size: 128KB (128K x 8)
• Program Memory Type: FLASH
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 8x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 100-TQFP, 100-VQFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -
• Other names: HD64F3048VX8

10.2.12 Timer Status Register (TSR)
TSR is an 8-bit register. The ITU has five TSRs, one in each channel.
Channel
0
1
2
3
4
Each TSR is an 8-bit readable/writable register containing flags that indicate TCNT overflow or
underflow and GRA or GRB compare match or input capture. These flags are interrupt sources
and generate CPU interrupts if enabled by corresponding bits in TIER.
TSR is initialized to H'F8 by a reset and in standby mode.
Bits 7 to 3—Reserved: Read-only bits, always read as 1.
Bit
Initial value
Read/Write
Note:
*
Only 0 can be written, to clear the flag.
Abbreviation
TSR0
TSR1
TSR2
TSR3
TSR4
—
—
7
1
—
—
6
1
Reserved bits
Function
Indicates input capture, compare match, and overflow status
—
—
5
1
—
—
4
1
Input capture/compare match flag B
Status flag indicating GRB compare
match or input capture
Section 10 16-Bit Integrated Timer Unit (ITU)
Rev. 7.00 Sep 21, 2005 page 345 of 878
Input capture/compare match flag A
Status flag indicating GRA compare
match or input capture
Overflow flag
Status flag indicating
overflow or underflow
—
—
3
1
R/(W)
OVF
2
0
*
R/(W)
IMFB
REJ09B0259-0700
1
0
*
R/(W)
IMFA
0
0
*