XC4VFX20-10FFG672C Xilinx Inc, XC4VFX20-10FFG672C Datasheet - Page 277

IC FPGA VIRTEX-4 FX 20K 672-FBGA

XC4VFX20-10FFG672C

Manufacturer Part Number
XC4VFX20-10FFG672C
Description
IC FPGA VIRTEX-4 FX 20K 672-FBGA
Manufacturer
Xilinx Inc
Series
Virtex™-4r

Specifications of XC4VFX20-10FFG672C

Total Ram Bits
1253376
Number Of Logic Elements/cells
19224
Number Of Labs/clbs
2136
Number Of I /o
320
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
672-BBGA, FCBGA
No. Of Logic Blocks
19224
No. Of Macrocells
19224
No. Of Speed Grades
10
No. Of I/o's
320
Clock Management
DCM
I/o Supply Voltage
3.45V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
HW-V4-ML405-UNI-G - EVALUATION PLATFORM VIRTEX-4
Number Of Gates
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC4VFX20-10FFG672C
Manufacturer:
ADVANTEK
Quantity:
314
Part Number:
XC4VFX20-10FFG672C
Manufacturer:
XilinxInc
Quantity:
3 000
Part Number:
XC4VFX20-10FFG672C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC4VFX20-10FFG672C
Manufacturer:
XILINX
Quantity:
1 000
Part Number:
XC4VFX20-10FFG672C
Manufacturer:
XILINX
0
Part Number:
XC4VFX20-10FFG672C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
XC4VFX20-10FFG672C
0
Virtex-4 FPGA User Guide
UG070 (v2.6) December 1, 2008
DIFF_HSTL_II_DCI_18
DIFF_HSTL_II_DCI_18
DIFF_HSTL_II_DCI_18
DCI
External Termination
DIFF_HSTL_II_18
DIFF_HSTL_II_18
DIFF_HSTL_II_18
R
+
+
Figure 6-55: Differential HSTL (1.8V) Class II DCI Bidirectional Termination
Figure 6-54: Differential HSTL (1.8V) Class II Bidirectional Termination
2R
2R
2R
2R
VRN
VRP
VRN
VRP
Figure 6-54
differential HSTL Class II (1.8V) with bidirectional termination.
Figure 6-55
differential HSTL Class II (1.8V) with bidirectional DCI termination.
IOB
= 2Z 0 = 100Ω
= 2Z 0 = 100Ω
= 2Z 0 = 100Ω
= 2Z 0 = 100Ω
V
V
CCO
CCO
shows a sample circuit illustrating a valid termination technique for
shows a sample circuit illustrating a valid termination technique for
V
= 1.8V
V
TT
= 1.8V
TT
= 0.9V
= 0.9V
50Ω
50Ω
IOB
Specific Guidelines for Virtex-4 FPGA I/O Supported Standards
www.xilinx.com
Z 0
Z 0
Z 0
Z 0
IOB
V
CCO
V
V
V
TT
50Ω
CCO
TT
50Ω
= 1.8V
= 0.9V
2R
2R
2R
2R
= 0.9V
= 1.8V
VRP
VRN
VRP
VRN
= 2Z 0 = 100Ω
= 2Z 0 = 100Ω
= 2Z 0 = 100Ω
= 2Z 0 = 100Ω
IOB
DIFF_HSTL_II_DCI_18
DIFF_HSTL_II_DCI_18
DIFF_HSTL_II_DCI_18
DIFF_HSTL_II_18
DIFF_HSTL_II_18
DIFF_HSTL_II_18
ug070_6_53_071904
ug070_6_52_071904
+
+
277

Related parts for XC4VFX20-10FFG672C