XC4VFX20-10FFG672C Xilinx Inc, XC4VFX20-10FFG672C Datasheet - Page 292

IC FPGA VIRTEX-4 FX 20K 672-FBGA

XC4VFX20-10FFG672C

Manufacturer Part Number
XC4VFX20-10FFG672C
Description
IC FPGA VIRTEX-4 FX 20K 672-FBGA
Manufacturer
Xilinx Inc
Series
Virtex™-4r

Specifications of XC4VFX20-10FFG672C

Total Ram Bits
1253376
Number Of Logic Elements/cells
19224
Number Of Labs/clbs
2136
Number Of I /o
320
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
672-BBGA, FCBGA
No. Of Logic Blocks
19224
No. Of Macrocells
19224
No. Of Speed Grades
10
No. Of I/o's
320
Clock Management
DCM
I/o Supply Voltage
3.45V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
HW-V4-ML405-UNI-G - EVALUATION PLATFORM VIRTEX-4
Number Of Gates
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC4VFX20-10FFG672C
Manufacturer:
ADVANTEK
Quantity:
314
Part Number:
XC4VFX20-10FFG672C
Manufacturer:
XilinxInc
Quantity:
3 000
Part Number:
XC4VFX20-10FFG672C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC4VFX20-10FFG672C
Manufacturer:
XILINX
Quantity:
1 000
Part Number:
XC4VFX20-10FFG672C
Manufacturer:
XILINX
0
Part Number:
XC4VFX20-10FFG672C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
XC4VFX20-10FFG672C
0
Chapter 6: SelectIO Resources
292
DIFF_SSTL18_II_DCI
DIFF_SSTL18_II_DCI
External Termination
DIFF_SSTL18_II
DIFF_SSTL18_II
DIFF_SSTL18_II
DCI
R 0 = 20
R 0 = 20
Figure 6-70: Differential SSTL (1.8V) Class II Unidirectional DCI Termination
Figure 6-71: Differential SSTL (1.8V) Class II with Bidirectional Termination
+
Ω
Ω
V
V
CCO
CCO
Figure 6-70
differential SSTL Class II (1.8V) with unidirectional DCI termination.
Figure 6-71
differential SSTL Class II (1.8V) with bidirectional termination.
= 1.8V
= 1.8V
2R
2R
2R
2R
IOB
IOB
VRP
VRN
VRP
VRN
= 2Z 0 = 100Ω
= 2Z 0 = 100Ω
= 2Z 0 = 100Ω
= 2Z 0 = 100Ω
shows a sample circuit illustrating a valid termination technique for CSE
shows a sample circuit illustrating a valid termination technique for CSE
20Ω
20Ω
V
V
CCO
CCO
= 0.9V
www.xilinx.com
= 0.9V
50Ω
50Ω
Z 0
Z 0
Z 0
Z 0
V
V
CCO
50Ω
CCO
50Ω
IOB
V
V
CCO
CCO
= 0.9V
= 0.9V
2R
2R
2R
2R
= 1.8V
= 1.8V
VRP
VRN
VRP
VRN
= 2Z 0 = 100Ω
= 2Z 0 = 100Ω
= 2Z 0 = 100Ω
= 2Z 0 = 100Ω
20Ω
20Ω
UG070 (v2.6) December 1, 2008
IOB
Virtex-4 FPGA User Guide
DIFF_SSTL18_II_DCI
DIFF_SSTL18_II
DIFF_SSTL18_II
DIFF_SSTL18_II
+
ug070_6_68_071904
ug070_6_69_071904
+
R

Related parts for XC4VFX20-10FFG672C