PEB2254H-V14 Infineon Technologies, PEB2254H-V14 Datasheet - Page 107

no-image

PEB2254H-V14

Manufacturer Part Number
PEB2254H-V14
Description
Manufacturer
Infineon Technologies
Datasheet

Specifications of PEB2254H-V14

Operating Supply Voltage (typ)
5V
Mounting
Surface Mount
Lead Free Status / RoHS Status
Compliant
Idle Channel Code Register (Read/Write)
Value after RESET: 00
IDLE
IDL7…IDL0…
Transmit SA4-8 Register (Read/Write)
Value after RESET: 00
XSA4
XSA5
XSA6
XSA7
XSA8
XSA8…XSA4… Transmit S
Semiconductor Group
7
7
XS47
XS57
XS67
XS77
XS87
IDL7
Idle Channel Code
If channel loop back is enabled by programming LOOP.ECLB=1, the
contents of the assigned outgoing channel at ports XL1/XL2 resp.
XDOP/XDON is set equal to the idle channel code selected by this
register.
Additionally, the specified pattern overwrites the contents of all
channels selected via the idle channel registers ICB1…ICB4. IDL7
will be transmitted first.
The Sa-bit register access is enabled by setting bits FMR1.XFS = 1
and FMR1.ENSA = 1. With the transmit multiframe begin an interrupt
ISR1.XMB is generated and the contents of these registers XSA4-8
will be copied into a shadow register. The contents will subsequently
sent out in the service words of the next outgoing CRC multiframe (or
doubleframes) if none of the time-slot 0 transparent modes is
enabled. XS40 will be sent out in bit position 4 in frame 1, XS47 in
frame 15. The transmit multiframe begin interrupt XMB request that
these registers should be serviced. If requests for new information are
ignored, current contents will be repeated.
XS46
XS56
XS66
XS76
XS86
H
H
, 00
H
XS45
XS55
XS65
XS75
XS85
, 00
a
-Bit Data
H
, 00
XS44
XS54
XS64
XS74
XS84
H
, 00
107
H
XS43
XS53
XS63
XS73
XS83
XS42
XS52
XS62
XS72
XS82
Operational Description E1
XS41
XS51
XS61
XS71
XS81
0
0
XS40
XS50
XS60
XS70
XS80
IDL0
PEB 2254
(2A)
(2B)
(2C)
(2D)
(2E)
(29)
11.96

Related parts for PEB2254H-V14