UPD78F0890GK(A)-GAJ-AX NEC, UPD78F0890GK(A)-GAJ-AX Datasheet - Page 500

8BIT MCU, 128K FLASH, 7K RAM, LQFP

UPD78F0890GK(A)-GAJ-AX

Manufacturer Part Number
UPD78F0890GK(A)-GAJ-AX
Description
8BIT MCU, 128K FLASH, 7K RAM, LQFP
Manufacturer
NEC
Datasheet

Specifications of UPD78F0890GK(A)-GAJ-AX

Controller Family/series
UPD78F
No. Of I/o's
55
Ram Memory Size
7KB
Cpu Speed
20MHz
No. Of Timers
10
No. Of Pwm
RoHS Compliant
Core Size
8bit
Program Memory Size
128KB
Oscillator Type
External, Internal
500
Cautions 1. The TRQ bit should be set after the RDY bit is set.
Remark Also check the MBON flag at the beginning and at the end of the interrupt routine, in order to check
2. The RDY bit and TRQ bit should not be set at the same time.
the access to the message buffers as well as TX history list registers, in case a pending sleep mode
had been executed. If MBON is detected to be cleared at any check, the actions and results of the
processing have to be discarded and processed again, after MBON is set again.
It is recommended to cancel any sleep mode requests, before processing TX interrupts.
Set C0MDATAxm register
Set C0MDLCm register
Clear RTR bit of C0MCONFm
register
Set C0MIDLm and C0MIDHm
registers
Figure 16-45. Transmit via Interrupt (Using C0TGPT register)
Data frame
No
CHAPTER 16 CAN CONTROLLER
Data frame or remote frame?
Read C0TGPT register
User’s Manual U17554EJ4V0UD
Transmit completion
interrupt processing
Clear TOVF bit
Clear RDY bit
Set RDY bit
Set TRQ bit
THPM = 1?
TOVF = 1?
RDY = 0?
START
END
Yes
Yes
Yes
Set C0MDLCm register
Set RTR bit of C0MCONFm
register
Set C0MIDLm and C0MIDHm
registers
No
No
Remote frame

Related parts for UPD78F0890GK(A)-GAJ-AX