MCF5272VF66 Freescale, MCF5272VF66 Datasheet - Page 129
![](/photos/31/37/313782/mcf5272vf66_sml.jpg)
MCF5272VF66
Manufacturer Part Number
MCF5272VF66
Description
Manufacturer
Freescale
Datasheet
1.MCF5272VF66.pdf
(544 pages)
Specifications of MCF5272VF66
Family Name
MCF5xxx
Device Core
ColdFire
Device Core Size
32b
Frequency (max)
66MHz
Instruction Set Architecture
RISC
Supply Voltage 1 (typ)
3.3V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
196
Package Type
MA-BGA
Lead Free Status / RoHS Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MCF5272VF66
Manufacturer:
HYNIX
Quantity:
19
Company:
Part Number:
MCF5272VF66
Manufacturer:
FREESCAL
Quantity:
885
Company:
Part Number:
MCF5272VF66
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCF5272VF66
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MCF5272VF66J
Manufacturer:
Freescale
Quantity:
256
Company:
Part Number:
MCF5272VF66J
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MCF5272VF66R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MCF5272VF66R2J
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
- Current page: 129 of 544
- Download datasheet (7Mb)
Freescale Semiconductor
12–11
9–8
3–0
Bit
15
14
13
10
7
6
5
4
Name
MAP
EMU
DDC
SSM
TRC
UHE
BTB
NPL
IPI
—
—
Force processor references in emulator mode.
0 All emulator-mode references are mapped into supervisor code and data spaces.
1 The processor maps all references while in emulator mode to a special address space, TT = 10,
Force emulation mode on trace exception. If TRC = 1, the processor enters emulator mode when a trace
exception occurs. If TRC=0, the processor enters supervisor mode.
Force emulation mode. If EMU = 1, the processor begins executing in emulator mode. See
“Emulator
Debug data control. Controls operand data capture for DDATA, which displays the number of bytes defined
by the operand reference size before the actual data; byte displays 8 bits, word displays 16 bits, and long
displays 32 bits (one nibble at a time across multiple clock cycles). See
00 No operand data is displayed.
01 Capture all write data.
10 Capture all read data.
11 Capture all read and write data.
User halt enable. Selects the CPU privilege level required to execute the HALT instruction.
0 HALT is a supervisor-only instruction.
1 HALT is a supervisor/user instruction.
Branch target bytes. Defines the number of bytes of branch target address DDATA displays.
00 0 bytes
01 Lower 2 bytes of the target address
10 Lower 3 bytes of the target address
11 Entire 4-byte target address
See
Reserved, should be cleared.
Non- mode. Determines whether the core operates in pipelined or mode or not.
0 Pipelined mode
1 Nonpipelined mode. The processor effectively executes one instruction at a time with no overlap. This
Regardless of the NPL state, a triggered PC breakpoint is always reported before the triggering instruction
executes. In normal pipeline operation, the occurrence of an address and/or data breakpoint trigger is
imprecise. In non-pipeline mode, triggers are always reported before the next instruction begins execution
and trigger reporting can be considered precise.
An address or data breakpoint should always occur before the next instruction begins execution. Therefore
the occurrence of the address/data breakpoints should be guaranteed.
Ignore pending interrupts.
1
0
Single-step mode. Setting SSM puts the processor in single-step mode.
0 Normal mode.
1 Single-step mode. The processor halts after execution of each instruction. While halted, any BDM
Reserved, should be cleared.
TM = 101 or 110.
adds at least 5 cycles to the execution time of each instruction. Given an average execution latency of
1.6, throughput in non-pipeline mode would be 6.6, approximately 25% or less of pipelined performance.
command can be executed. On receipt of the
and halts again. This process continues until SSM is cleared.
Core ignores any pending interrupt requests signalled while in single-instruction-step mode.
Core services any pending interrupt requests that were signalled while in single-step mode.
Section 5.3.1, “Begin Execution of Taken Branch (PST =
MCF5272 ColdFire
Mode.”
Table 5-8. CSR Field Descriptions (continued)
®
Integrated Microprocessor User’s Manual, Rev. 3
Description
GO
command, the processor executes the next instruction
0x5).”
Table
5-2.
Section 5.6.1.1,
Debug Support
5-11
Related parts for MCF5272VF66
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![mcf5272](/images/manufacturer_photos/0/2/263/freescale_semiconductor__inc_tmb.jpg)
Part Number:
Description:
Mcf5272 Coldfire Integrated Microprocessor User
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
![AN2184](/images/no-image3.png)
Part Number:
Description:
MCF5272 Interrupt Service Routine for the Physical Layer Interface Controller
Manufacturer:
Freescale Semiconductor / Motorola
Datasheet:
![TWR-ELEV](/photos/9/0/90062/twr-elev_inside_tmb.jpg)
Part Number:
Description:
TOWER ELEVATOR BOARDS HARDWARE
Manufacturer:
Freescale Semiconductor
Datasheet:
![TWR-SER](/photos/9/0/90065/twr-ser_tmb.jpg)
Part Number:
Description:
TOWER SERIAL I/O HARDWARE
Manufacturer:
Freescale Semiconductor
Datasheet:
![TWR-LCD](/photos/37/59/375952/twr-lcd_bd_tmb.jpg)
Part Number:
Description:
LCD MODULE FOR TWR SYSTEM
Manufacturer:
Freescale Semiconductor
Datasheet:
![MCIMX51LCD](/photos/37/58/375843/mx51-lcd_tmb.jpg)
Part Number:
Description:
DAUGHTER LCD WVGA I.MX51
Manufacturer:
Freescale Semiconductor
Datasheet:
![TWR-MPC5125](/photos/37/59/375933/twrmpc5125_tmb.jpg)
Part Number:
Description:
TOWER SYSTEM BOARD MPC5125
Manufacturer:
Freescale Semiconductor
Datasheet:
![MCIMX51EVKJ](/photos/9/23/92399/mcimx51evkj_tmb.jpg)
Part Number:
Description:
KIT EVALUATION I.MX51
Manufacturer:
Freescale Semiconductor
Datasheet:
![MCIMX25WPDKJ](/photos/37/58/375856/imx25pdk_bd_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT WINCE IMX25
Manufacturer:
Freescale Semiconductor
Datasheet:
![TWR-MPC5125-KIT](/photos/9/25/92581/mfg_twr-mpc5125-kit_tmb.jpg)
Part Number:
Description:
TOWER SYSTEM KIT MPC5125
Manufacturer:
Freescale Semiconductor
Datasheet:
![TWR-K40X256](/photos/30/35/303578/twr-kx0n_tmb.jpg)
Part Number:
Description:
TOWER SYSTEM BOARD K40X256
Manufacturer:
Freescale Semiconductor
Datasheet:
![TWR-K40X256-KIT](/photos/37/58/375861/twr-kx0n-kit_tmb.jpg)
Part Number:
Description:
TOWER SYSTEM KIT K40X256
Manufacturer:
Freescale Semiconductor
Datasheet:
![MCIMX28EVK](/photos/16/13/161325/imx28_tmb.jpg)
Part Number:
Description:
Microcontrollers (MCU) MX28 PLATFORM DEV KIT
Manufacturer:
Freescale Semiconductor
Datasheet:
![TWR-K60N512-IAR](/photos/18/26/182613/twr-kx0n_tmb.jpg)
Part Number:
Description:
MCU, MPU & DSP Development Tools IAR KickStart Kit for Kinetis K60
Manufacturer:
Freescale Semiconductor
Datasheet:
![MCIMXHDMICARD](/photos/40/32/403220/mcimxhdmicard_tmb.jpg)
Part Number:
Description:
24BIT HDMI MX535/08
Manufacturer:
Freescale Semiconductor
Datasheet: