EP1S10F484I6 Altera, EP1S10F484I6 Datasheet - Page 681

IC STRATIX FPGA 10K LE 484-FBGA

EP1S10F484I6

Manufacturer Part Number
EP1S10F484I6
Description
IC STRATIX FPGA 10K LE 484-FBGA
Manufacturer
Altera
Series
Stratix®r
Datasheets

Specifications of EP1S10F484I6

Number Of Logic Elements/cells
10570
Number Of Labs/clbs
1057
Total Ram Bits
920448
Number Of I /o
335
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
484-FBGA
Family Name
Stratix
Number Of Logic Blocks/elements
10570
# I/os (max)
335
Frequency (max)
450.05MHz
Process Technology
0.13um (CMOS)
Operating Supply Voltage (typ)
1.5V
Logic Cells
10570
Ram Bits
920448
Operating Supply Voltage (min)
1.425V
Operating Supply Voltage (max)
1.575V
Operating Temp Range
-40C to 100C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
484
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1S10F484I6
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP1S10F484I6
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1S10F484I6
Manufacturer:
ALTERA
0
Part Number:
EP1S10F484I6
0
Part Number:
EP1S10F484I6N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1S10F484I6N
Manufacturer:
XILINX
0
Part Number:
EP1S10F484I6N
Manufacturer:
ALTERA
0
Figure 9–9. Framer Receiver Timing Diagram
Altera Corporation
July 2005
TX_CLK
Data invalid window before the rising edge (T
Data invalid window after the rising edge (T
TX_CLK
Framer transmitter channel-to-channel skew
RX_DATA[15..0]
Table 9–5. SFI-4 Framer Transmitter 2 (311 MHz Clock) Mode Timing Specifications
RX_CLK(P)
T cq_pre
(T
duty cycle
period
)
Parameter
T cq_post
Valid
Data
Figure 9–8
Figure 9–8. Framer Transmitter 2 (311 MHz Clock) Mode Timing Diagram
Table 9–5
Figure 9–9
T period
2 (311 MHz clock) mode
2 (311 MHz clock) mode.
T setup
TX_DATA[15..0]
lists the timing specifications for the SFI-4 framer transmitter in
TX_CLK(P)
shows the timing diagram for the SFI-4 framer transmitter in
shows the timing diagram for the SFI-4 framer receiver.
cq_post
T hold
cq_pre
T cq_pre
)
)
Transmitter Channel-to-Channel
RX_DATA[15..0]
Implementing SFI-4 in Stratix & Stratix GX Devices
Min
48
RX_CLK(P)
Skew/2
T cq_post
T period/2
Valid
Data
Value
3,215
Typ
RSKM
Stratix Device Handbook, Volume 2
Sampling Window
Tperiod
Max
200
200
200
RSKM
52
Valid
Data
Transmitter Channel-to-Channel
Skew/2
Unit
ps
ps
ps
ps
%
9–11

Related parts for EP1S10F484I6