PEB2255H-V13 Infineon Technologies, PEB2255H-V13 Datasheet - Page 278

IC INTERFACE LINE 80-MQFP

PEB2255H-V13

Manufacturer Part Number
PEB2255H-V13
Description
IC INTERFACE LINE 80-MQFP
Manufacturer
Infineon Technologies
Datasheet

Specifications of PEB2255H-V13

Applications
*
Interface
*
Voltage - Supply
*
Package / Case
80-SQFP
Mounting Type
Surface Mount
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
PEB2255H-V13
PEB2255H-V13IN

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PEB2255H-V13
Manufacturer:
Infineon Technologies
Quantity:
10 000
EXZE…
Channel Loop Back Register (Read/Write)
Value after RESET: 00
SPN…
Data Sheet
LOOP
SPN
7
Excessive Zeros Detection Enable
Selects error detection mode in the bipolar receive bit stream.
0…
1…
Select Additional Optical Pin Functions
Together with bit LIM3.ESY the functionality of pin 80 is defined:
Programming of LOOP.SPN and LIM3.ESY and the corresponding
pin function is shown below.
SPN/ESY:
RTM
H
Only bipolar violations are detected.
Bipolar violations and zero strings of 8 or more contiguous
zeros in B8ZS code or more than 15 contiguous zeros in AMI
code are detected additionally and counted in the code violation
counter CVC.
00… function of pin 80 XSIG: If SIC3.TTRF = 1, transmit data
from the system interface. Internal multiplexing with the XDI
data stream is controlled by XSIGM. No input function defined
for SIC3.TTRF = 0.
01… function of pin 80 SYNC2: external synchronization input
for the DCO-X circuitry
10… function of pin 80 ROID: Receive Optical Interface Data
(Input) and Pin 68: XMFB/XOID Transmit Optical Interface Data
(Output). At the same time data received on pin 2 are ignored,
data on pin XOID (pin 15) are undefined. Transmit data is
clocked off with the positive transition of XCLK. After Reset the
transmit multiframe begin marker is output on pin 68.
11… function of pin 80 XSIG: The signaling information from
the transmit system interface is received on pin XSIG. Bit
FMR5.EIBR should be cleared to disable internal signaling
access from registers XS1...12. The signaling information from
the line interface is transmitted on pin RSIG.
ECLB
CLA4
278
CLA3
CLA2
CLA1
FALC-LH V1.3
T1/J1 Registers
CLA0
0
PEB 2255
2000-07
(1D)

Related parts for PEB2255H-V13