LAN9312-NZW Standard Microsystems (SMSC), LAN9312-NZW Datasheet - Page 262

no-image

LAN9312-NZW

Manufacturer Part Number
LAN9312-NZW
Description
Manufacturer
Standard Microsystems (SMSC)
Datasheet

Specifications of LAN9312-NZW

Lead Free Status / RoHS Status
Supplier Unconfirmed

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LAN9312-NZW
Manufacturer:
Standard
Quantity:
143
Part Number:
LAN9312-NZW
Manufacturer:
Microchip Technology
Quantity:
10 000
Revision 1.7 (06-29-10)
19:16
15:14
13:12
BITS
11:1
0
TX FIFO Size (TX_FIF_SZ)
This field sets the size of the TX FIFOs in 1KB values to a maximum of
14KB. The TX Status FIFO consumes 512 bytes of the space allocated by
TX_FIF_SIZ, and the TX Data FIFO consumes the remaining space
specified by TX_FIF_SZ. The minimum size of the TX FIFOs is 2KB (TX
Data FIFO and Status FIFO combined). The TX Data FIFO is used for both
TX data and TX commands.
The RX Status and Data FIFOs consume the remaining space, which is
equal to 16KB minus TX_FIF_SIZ. See section
Memory Allocation Configuration," on page 121
RESERVED
RESERVED - This field must be written with 00b for proper operation.
RESERVED
Soft Reset (SRST)
Writing 1 generates a software initiated reset to the Host Bus Interface, the
Host MAC, and System CSR’s below address 100h. The System CSR’s are
all reset except for any NASR bits. Soft reset also clears any TX or RX
errors in the Host MAC transmitter and receiver (TXE/RXE). This bit is self-
clearing. In order to reset all values, the
(RESET_CTL)
Note:
Note 14.47 The default value of this field is determined by the configuration strap auto_mdix_strap_2.
Note 14.48 The default value of this field is determined by the configuration strap auto_mdix_strap_1.
This bit will read high during assertion of DIGITAL_RST in the
Reset Control Register
be read at least once after power-up or reset to ensure that write
operations function correctly.
See
See
must be used.
Section 4.2.4, "Configuration Straps," on page 40
Section 4.2.4, "Configuration Straps," on page 40
DESCRIPTION
High Performance Two Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface
(RESET_CTL). The LAN9312 must always
DATASHEET
Reset Control Register
262
Section 9.7.3, "FIFO
for more information.
for more information.
for more information.
TYPE
R/W
R/W
R/W
RO
RO
SC
SMSC LAN9312
DEFAULT
00b
Datasheet
5h
0b
-
-

Related parts for LAN9312-NZW