EP4SGX530HH35C2N Altera, EP4SGX530HH35C2N Datasheet - Page 459

• Manufacturer Part Number: EP4SGX530HH35C2N
• Description: IC STRATIX IV FPGA 530K 1152HBGA
• Manufacturer: Altera
• Series: Stratix® IV GXr

Specifications of EP4SGX530HH35C2N

• Number Of Logic Elements/cells: 531200
• Number Of Labs/clbs: 21248
• Total Ram Bits: 27376
• Number Of I /o: 564
• Voltage - Supply: 0.87 V ~ 0.93 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 1152-HBGA
• Family Name: Stratix® IV
• Number Of Logic Blocks/elements: 531200
• # Registers: 424960
• # I/os (max): 560
• Process Technology: 40nm
• Operating Supply Voltage (typ): 900mV
• Logic Cells: 531200
• Ram Bits: 28033024
• Operating Supply Voltage (min): 0.87V
• Operating Supply Voltage (max): 0.93V
• Operating Temp Range: 0C to 85C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 1152
• Package Type: FCHBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -
• Lead Free Status / Rohs Status: Compliant

Chapter 1: Transceiver Architecture in Stratix IV Devices
Transceiver Channel Locations
February 2011 Altera Corporation
Figure 1–10
the EP4S100G5F45 Stratix IV GT devices.
Figure 1–10. Transceiver Channel, PLL, and PCIe Hard IP Block Locations in EP4S100G5F45
Stratix IV GT Devices
Note to
(1) EP4S100G5F45 devices are the same as EP4S100G3F45 and EP4S100G4F45 devices except that the GXBR0
transceiver block is 10G instead of 8G.
Figure
1–10:
shows the transceiver channel, PLL, and PCIe hard IP block locations for
Transceiver Block QL0
Transceiver Block QL0
Transceiver Block QL2
Channel 3 (10G)
Channel 2 (10G)
Channel 1 (10G)
Channel 0 (10G)
CMU Channel 1
CMU Channel 0
EP4S100G5F45
Transceiver Block QL1
Channel 3 (10G)
Channel 2 (10G)
Channel 1 (10G)
Channel 0 (10G)
Channel 3 (10G)
Channel 2 (10G)
Channel 1 (10G)
Channel 0 (10G)
CMU Channel 1
CMU Channel 0
CMU Channel 1
CMU Channel 0
Channel 3 (10G)
Channel 2 (10G)
Channel 1 (10G)
Channel 0 (10G)
CMU Channel 1
CMU Channel 0
ATX PLL (10G)
ATX PLL (6G)
ATX PLL (6G)
(Note 1)
Stratix IV Device Handbook Volume 2: Transceivers
Transceiver Block QR0
Transceiver Block QR2
Transceiver Block QR1
Transceiver Block QR0
Channel 3 (10G)
Channel 2 (10G)
Channel 1 (10G)
Channel 0 (10G)
Channel 3 (10G)
Channel 2 (10G)
Channel 1 (10G)
Channel 0 (10G)
Channel 3 (10G)
Channel 2 (10G)
Channel 1 (10G)
Channel 0 (10G)
ATX PLL (10G)
CMU Channel 1
CMU Channel 0
CMU Channel 1
CMU Channel 0
Channel 3 (10G)
Channel 2 (10G)
Channel 1 (10G)
Channel 0 (10G)
CMU Channel 1
CMU Channel 0
ATX PLL (6G)
CMU Channel 1
CMU Channel 0
ATX PLL (6G)
1–15