EP4SGX530HH35C2N Altera, EP4SGX530HH35C2N Datasheet - Page 608

• Manufacturer Part Number: EP4SGX530HH35C2N
• Description: IC STRATIX IV FPGA 530K 1152HBGA
• Manufacturer: Altera
• Series: Stratix® IV GXr

Specifications of EP4SGX530HH35C2N

• Number Of Logic Elements/cells: 531200
• Number Of Labs/clbs: 21248
• Total Ram Bits: 27376
• Number Of I /o: 564
• Voltage - Supply: 0.87 V ~ 0.93 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 1152-HBGA
• Family Name: Stratix® IV
• Number Of Logic Blocks/elements: 531200
• # Registers: 424960
• # I/os (max): 560
• Process Technology: 40nm
• Operating Supply Voltage (typ): 900mV
• Logic Cells: 531200
• Ram Bits: 28033024
• Operating Supply Voltage (min): 0.87V
• Operating Supply Voltage (max): 0.93V
• Operating Temp Range: 0C to 85C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 1152
• Package Type: FCHBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -
• Lead Free Status / Rohs Status: Compliant

1–164
Figure 1–130. Rate Match Insertion in XAUI Mode
Stratix IV Device Handbook Volume 2: Transceivers
rx_rmfifodatainserted
datain[3]
datain[2]
datain[1]
datain[0]
dataout[3]
dataout[2]
dataout[1]
dataout[0]
Figure 1–130
columns are required to be inserted.
For more information, refer to
page
GIGE Mode
IEEE 802.3 defines the 1000 Base-X PHY as an intermediate, or transition, layer that
interfaces various physical media with the media access control (MAC) in a gigabit
ethernet system. It shields the MAC layer from the specific nature of the underlying
medium. The 1000 Base-X PHY is divided into three sub-layers:
■
■
■
The PCS sublayer interfaces with the MAC through the gigabit medium independent
interface (GMII). The 1000 Base-X PHY defines a physical interface data rate of
1 Gbps.
Physical coding sublayer
Physical media attachment
Physical medium dependent (PMD)
K28.5
K28.5
K28.5
K28.5
K28.5
K28.5
K28.5
K28.5
1–77.
shows an example of rate match insertion in the case where two ||R||
K28.3
K28.3
K28.3
K28.3
K28.3
K28.3
K28.3
K28.3
K28.5
K28.5
K28.5
K28.5
K28.5
K28.5
K28.5
K28.5
“Rate Match (Clock Rate Compensation) FIFO” on
First ||R||
Column
K28.0
K28.0
K28.0
K28.0
K28.0
K28.0
K28.0
K28.0
Chapter 1: Transceiver Architecture in Stratix IV Devices
K28.5
K28.5
K28.5
K28.5
K28.0
K28.0
K28.0
K28.0
Second ||R||
Column
K28.0
K28.0
K28.0
K28.0
K28.0
K28.0
K28.0
K28.0
February 2011 Altera Corporation
K28.5
K28.5
K28.5
K28.5
Transceiver Block Architecture
K28.0
K28.0
K28.0
K28.0