EP4SGX530HH35C2N Altera, EP4SGX530HH35C2N Datasheet - Page 811
![IC STRATIX IV FPGA 530K 1152HBGA](/photos/37/12/371227/1152pin_fbga_sml.jpg)
EP4SGX530HH35C2N
Manufacturer Part Number
EP4SGX530HH35C2N
Description
IC STRATIX IV FPGA 530K 1152HBGA
Manufacturer
Altera
Series
Stratix® IV GXr
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.EP4SGX110DF29C3N.pdf
(432 pages)
4.EP4SGX110DF29C3N.pdf
(22 pages)
5.EP4SGX110DF29C3N.pdf
(30 pages)
6.EP4SGX110DF29C3N.pdf
(72 pages)
7.EP4SGX530HH35C2N.pdf
(1145 pages)
Specifications of EP4SGX530HH35C2N
Number Of Logic Elements/cells
531200
Number Of Labs/clbs
21248
Total Ram Bits
27376
Number Of I /o
564
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1152-HBGA
Family Name
Stratix® IV
Number Of Logic Blocks/elements
531200
# Registers
424960
# I/os (max)
560
Process Technology
40nm
Operating Supply Voltage (typ)
900mV
Logic Cells
531200
Ram Bits
28033024
Operating Supply Voltage (min)
0.87V
Operating Supply Voltage (max)
0.93V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
1152
Package Type
FCHBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- EP4SGX110DF29C3N PDF datasheet #3
- EP4SGX110DF29C3N PDF datasheet #4
- EP4SGX110DF29C3N PDF datasheet #5
- EP4SGX110DF29C3N PDF datasheet #6
- EP4SGX530HH35C2N PDF datasheet #7
- Current page: 811 of 1154
- Download datasheet (32Mb)
Chapter 4: Reset Control and Power Down in Stratix IV Devices
Transceiver Reset Sequences
Figure 4–2. Transceiver Reset Sequences Chart
Notes to
(1) Refer to the Timing Diagram in
(2) Refer to the Timing Diagram in
(3) Refer to the Timing Diagram in
(4) Refer to the Timing Diagram in
(5) Refer to the Timing Diagram in
(6) Refer to the Timing Diagram in
(7) Refer to the Timing Diagram in
(8) Refer to the Timing Diagram in
(9) Refer to the Timing Diagram in
(10) Refer to the Timing Diagram in
(11) Refer to the Timing Diagram in
(12) Refer to the Timing Diagram in
(13) Refer to the Timing Diagram in
(14) Refer to the Timing Diagram in
(15) Refer to the Timing Diagram in
February 2011 Altera Corporation
Reset Sequence
the data rate of
the transceiver
to change
channel
Figure
Dynamic Reconfiguration
4–2:
1
1
the TX PLL settings
Reset Sequence
the transceiver
to change
The busy signal remains low for the first reconfig_clk clock cycle. It then is asserted
from the second reconfig_clk clock cycle. Subsequent de-assertion of the busy signal
indicates the completion of the offset cancellation process. This busy signal is required
in transceiver reset sequences except for Transmitter Only channel configurations.
For more information, refer to the reset sequences shown in
associated references listed in the figure notes.
Altera strongly recommends adhering to these reset sequences for proper operation of
the Stratix IV transceiver.
Figure 4–2
channel
Receiver CDR
in automatic
lock mode
‘Transmitter Only’
channel (2)
(3)
Figure
Figure
Figure
Figure
Figure
Figure
Figure
Figure
Figure
Figure
Figure
Figure
Figure
Figure
Figure
Receiver CDR
Bonded
in manual
lock mode
4–12.
4–3.
4–4.
4–5.
4–6.
4–7.
4–8.
4–9.
4–10.
4–11.
4–13.
4–16.
4–17.
4–18.
4–19.
(4)
shows the transceiver reset sequences for Stratix IV devices.
‘Receiver and
Transmitter’
channel
and PMA Direct Drive Mode
Receiver CDR
except PCI Express (PIPE)
in automatic
lock mode
functional modes
All supported
(5)
‘Transmitter Only’
Receiver CDR
channel (2)
lock mode
in manual
(6)
Non-Bonded
initialization reset
Transceiver
sequences
Receiver CDR
in automatic
lock mode
(7)
‘Receiver Only’
channel
Receiver CDR
lock mode
Normal Operation
in manual
Compliance and
Initialization/
Phases (1)
(8)
PCI Express
(PIPE)
Receiver CDR
in automatic
lock mode
(9)
‘Receiver and
Transmitter’
channel
Receiver CDR
Stratix IV Device Handbook Volume 2: Transceivers
lock mode
in manual
(10)
‘Transmitter Only’
channel (11)
Receiver CDR in
automatic lock
mode (12)
Figure 4–2
xN
‘Receiver and
Transmitter’
channel
Receiver CDR in
manual lock
mode (13)
PMA Direct
Drive
and the
Receiver CDR in
automatic lock
mode (14)
‘Receiver and
Transmitter’
channel
x1
Receiver CDR in
4–5
manual lock
mode (15)
Related parts for EP4SGX530HH35C2N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![DK-CYCII-2C20N](/photos/9/20/92074/mfgdk-cycii-2c20nboard_tmb.jpg)
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610IPC-25](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-30](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-10](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-7](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-12](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-10A](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
![P85C224-66](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP320PC](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP2A15B724C7](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-25T](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: