MC9S12E128CPV Freescale Semiconductor, MC9S12E128CPV Datasheet - Page 145

Microcontrollers (MCU) 16 Bit 16MHz

MC9S12E128CPV

Manufacturer Part Number
MC9S12E128CPV
Description
Microcontrollers (MCU) 16 Bit 16MHz
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of MC9S12E128CPV

Data Bus Width
16 bit
Program Memory Type
Flash
Program Memory Size
128 KB
Data Ram Size
8 KB
Interface Type
SCI, SPI
Maximum Clock Frequency
25 MHz
Number Of Programmable I/os
92
Number Of Timers
16 bit
Operating Supply Voltage
3.135 V to 5.5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Package / Case
LQFP-112
Minimum Operating Temperature
- 40 C
On-chip Adc
10 bit
On-chip Dac
8 bit, 2 Channel
Lead Free Status / Rohs Status
No RoHS Version Available

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12E128CPVE
Manufacturer:
FREESCALE
Quantity:
1 560
Part Number:
MC9S12E128CPVE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S12E128CPVE
Manufacturer:
FREESCALE
Quantity:
1 560
3.3.4
Port Q is associated with the Pulse Width Modulator (PMF) modules. Each pin is assigned according to
the following priority: PMF > general-purpose I/O.
When a current status or fault function is enabled, the corresponding pin becomes an input. PQ[3:0] are
connected to FAULT[3:0] inputs and PQ[6:4] are connected to IS[2:0] inputs of the PMF module. Refer
to the PMF block description chapter for information on enabling and disabling these PMF functions.
During reset, port Q pins are configured as high-impedance inputs.
3.3.4.1
Read: Anytime. Write: Anytime.
If the associated data direction bit (DDRQx) is set to 1 (output), a read returns the value of the I/O register
bit. If the associated data direction bit (DDRQx) is set to 0 (input), a read returns the value of the pin.
3.3.4.2
Read: Anytime. Write: Never, writes to this register have no effect.
This register always reads back the status of the associated pins.
Freescale Semiconductor
Reset
Reset
PMF:
W
W
R
R
Port Q
Port Q I/O Register (PTQ)
Port Q Input Register (PTIQ)
0
0
0
0
7
7
= Reserved or Unimplemented
= Reserved or Unimplemented
PTIQ6
PTQ5
IS2
0
u
6
6
Figure 3-24. Port Q Input Register (PTIQ)
Figure 3-23. Port Q I/O Register (PTQ)
PTIQ5
PTQ5
MC9S12E128 Data Sheet, Rev. 1.07
IS1
0
u
5
5
PTIQ4
PTQ4
IS0
0
u
4
4
u = Unaffected by reset
FAULT3
PTIQ3
PTQ3
0
u
3
3
Chapter 3 Port Integration Module (PIM9E128V1)
FAULT2
PTIQ2
PTQ2
0
u
2
2
FAULT1
PTIQ1
PTQ1
0
u
1
1
FAULT0
PTIQ0
PTQ0
0
u
0
0
145

Related parts for MC9S12E128CPV