MC9S12E128CPV Freescale Semiconductor, MC9S12E128CPV Datasheet - Page 373

• Manufacturer Part Number: MC9S12E128CPV
• Description: Microcontrollers (MCU) 16 Bit 16MHz
• Manufacturer: Freescale Semiconductor

Specifications of MC9S12E128CPV

• Data Bus Width: 16 bit
• Program Memory Type: Flash
• Program Memory Size: 128 KB
• Data Ram Size: 8 KB
• Interface Type: SCI, SPI
• Maximum Clock Frequency: 25 MHz
• Number Of Programmable I/os: 92
• Number Of Timers: 16 bit
• Operating Supply Voltage: 3.135 V to 5.5 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Package / Case: LQFP-112
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 10 bit
• On-chip Dac: 8 bit, 2 Channel
• Lead Free Status / Rohs Status: No RoHS Version Available

11.4.7
11.4.7.1
The load okay bit, LDOK, enables loading the PWM generator with:
LDOK prevents reloading of these PWM parameters before software is finished calculating them Setting
LDOK allows the prescaler bits, PMFMOD and PMFVALx registers to be loaded into a set of buffers. The
loaded buffers use the PWM generator at the beginning of the next PWM reload cycle. Set LDOK by
reading it when it is a logic zero and then writing a logic one to it. After loading, LDOK is automatically
cleared.
11.4.7.2
The LDFQ3, LDFQ2, LDFQ1, and LDFQ0 bits in the PWM control register (PWMCTL) select an integral
loading frequency of one to 16-PWM reload opportunities. The LDFQ bits take effect at every PWM
reload opportunity, regardless the state of the load okay bit, LDOK. The half bit in the PWMCTL register
controls half-cycle reloads for center-aligned PWMs. If the half bit is set, a reload opportunity occurs at
the beginning of every PWM cycle and half cycle when the count equals the modulus. If the half bit is not
set, a reload opportunity occurs only at the beginning of every cycle. Reload opportunities can only occur
at the beginning of a PWM cycle in edge-aligned mode.
Freescale Semiconductor
•
•
•
A prescaler divisor—from the PRSC1 and PRSC0 bits in PWM control register
A PWM period—from the PWM counter modulus registers
A PWM pulse width—from the PWM value registers
FREQUENCY
COUNTER
UP/DOWN
PWM Generator Loading
CHANGE
FREQUENCY
RELOAD
RELOAD
Load Enable
Load Frequency
COUNTER
Loading a new modulus on a half cycle will force the count to the new
modulus value minus one on the next clock cycle. Half cycle reloads are
possible only in center-aligned mode. Enabling or disabling half-cycle
reloads in edge-aligned mode will have no effect on the reload rate.
UP/DOWN
CHANGE
RELOAD
RELOAD
TWO OPPORTUNITIES
Figure 11-66. Half Cycle Reload Frequency Change
Figure 11-65. Full Cycle Reload Frequency Change
TO EVERY
TWO OPPORTUNITIES
TO EVERY
MC9S12E128 Data Sheet, Rev. 1.07
FOUR OPPORTUNITIES
Chapter 11 Pulse Width Modulator with Fault Protection (PMF15B6CV2)
NOTE
TO EVERY
FOUR OPPORTUNITIES
TO EVERY
OPPORTUNITY
TO EVERY
TWO OPPORTUNITIES
OPPORTUNITY
TO EVERY
TO EVERY
373