MC9S12E128CPV Freescale Semiconductor, MC9S12E128CPV Datasheet - Page 146

Microcontrollers (MCU) 16 Bit 16MHz

MC9S12E128CPV

Manufacturer Part Number
MC9S12E128CPV
Description
Microcontrollers (MCU) 16 Bit 16MHz
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of MC9S12E128CPV

Data Bus Width
16 bit
Program Memory Type
Flash
Program Memory Size
128 KB
Data Ram Size
8 KB
Interface Type
SCI, SPI
Maximum Clock Frequency
25 MHz
Number Of Programmable I/os
92
Number Of Timers
16 bit
Operating Supply Voltage
3.135 V to 5.5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Package / Case
LQFP-112
Minimum Operating Temperature
- 40 C
On-chip Adc
10 bit
On-chip Dac
8 bit, 2 Channel
Lead Free Status / Rohs Status
No RoHS Version Available

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12E128CPVE
Manufacturer:
FREESCALE
Quantity:
1 560
Part Number:
MC9S12E128CPVE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S12E128CPVE
Manufacturer:
FREESCALE
Quantity:
1 560
Chapter 3 Port Integration Module (PIM9E128V1)
3.3.4.3
Read: Anytime. Write: Anytime.
This register configures port pins PQ[6:0] as either input or output.
If a PMF function is enabled, the corresponding pin is forced to be an input and the associated Data
Direction Register bit has no effect. If a PMF channel is disabled, the corresponding Data Direction
Register bit reverts to control the I/O direction of the associated pin.
3.3.4.4
Read:Anytime. Write:Anytime.
This register configures the drive strength of configured output pins as either full or reduced. If a pin is
configured as input, the corresponding Reduced Drive Register bit has no effect.
146
DDRQ[6:0]
RDRQ[6:0]
Reset
Reset
Field
Field
6:0
6:0
W
W
R
R
Data Direction Port Q
0 Associated pin is configured as input.
1 Associated pin is configured as output.
Reduced Drive Port Q
0 Full drive strength at output.
1 Associated pin drives at about 1/3 of the full drive strength.
Port Q Data Direction Register (DDRQ)
Port Q Reduced Drive Register (RDRQ)
0
0
0
0
7
7
= Reserved or Unimplemented
= Reserved or Unimplemented
DDRQ6
RDRQ6
0
0
6
6
Figure 3-26. Port Q Reduced Drive Register (RDRQ)
Figure 3-25. Port Q Data Direction Register (DDRQ)
Table 3-18. DDRQ Field Descriptions
Table 3-19. RDRQ Field Descriptions
DDRQ5
RDRQ5
MC9S12E128 Data Sheet, Rev. 1.07
0
0
5
5
DDRQ4
RDRQ4
0
0
4
4
Description
Description
DDRQ3
RDRQ3
0
0
3
3
DDRQ2
RDRQ2
0
0
2
2
DDRQ1
RDRQ1
Freescale Semiconductor
0
0
1
1
DDRQ0
RDRQ0
0
0
0
0

Related parts for MC9S12E128CPV