R0K572011S000BE Renesas Electronics America, R0K572011S000BE Datasheet - Page 469

no-image

R0K572011S000BE

Manufacturer Part Number
R0K572011S000BE
Description
KIT STARTER FOR SH7201
Manufacturer
Renesas Electronics America
Series
Renesas Starter Kits (RSK)r
Type
MCUr

Specifications of R0K572011S000BE

Contents
CPU Board, LCD Display Module, E8 Emulator, Cable, QuickStart Guide and CD-ROM
For Use With/related Products
SH7201
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
SH7201 Group
Table 12.38 TIOC3B Output Level Select Function
12.3.21 Timer Output Level Buffer Register (TOLBR)
TOLBR is an 8-bit readable/writable register that functions as a buffer for TOCR2 and specifies
the PWM output level in complementary PWM mode and reset-synchronized PWM mode.
Figure 12.3 shows an example of the PWM output level setting procedure in buffer operation.
R01UH0026EJ0300 Rev. 3.00
Sep 24, 2010
Bit 0
OLS1P
0
1
Bit
7, 6
5
4
3
2
1
0
Bit Name
OLS3N
OLS3P
OLS2N
OLS2P
OLS1N
OLS1P
Initial Output
High level
Low level
Initial value:
Initial
value
All 0
0
0
0
0
0
0
R/W:
Bit:
Active Level
Low level
High level
R
R/W
R
R/W
R/W
R/W
R/W
R/W
R/W
7
0
R
6
0
Description
Reserved
These bits are always read as 0. The write value should
always be 0.
Specifies the buffer value to be transferred to the
OLS3N bit in TOCR2.
Specifies the buffer value to be transferred to the
OLS3P bit in TOCR2.
Specifies the buffer value to be transferred to the
OLS2N bit in TOCR2.
Specifies the buffer value to be transferred to the
OLS2P bit in TOCR2.
Specifies the buffer value to be transferred to the
OLS1N bit in TOCR2.
Specifies the buffer value to be transferred to the
OLS1P bit in TOCR2.
OLS3N OLS3P OLS2N OLS2P OLS1N OLS1P
R/W
5
0
Up Count
Low level
High level
R/W
Function
4
0
R/W
3
0
Section 12 Multi-Function Timer Pulse Unit 2 (MTU2)
R/W
Compare Match Output
2
0
R/W
1
0
R/W
0
0
Down Count
High level
Low level
Page 441 of 1190

Related parts for R0K572011S000BE