EP2AGX95EF29C4N Altera, EP2AGX95EF29C4N Datasheet - Page 405

no-image

EP2AGX95EF29C4N

Manufacturer Part Number
EP2AGX95EF29C4N
Description
IC ARRIA II GX FPGA 95K 780FBGA
Manufacturer
Altera
Series
Arria II GXr

Specifications of EP2AGX95EF29C4N

Number Of Logic Elements/cells
89178
Number Of Labs/clbs
3747
Total Ram Bits
6679
Number Of I /o
372
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
780-FBGA
Family Name
Arria® II GX
Number Of Logic Blocks/elements
93674
# I/os (max)
372
Frequency (max)
500MHz
Operating Supply Voltage (typ)
900mV
Logic Cells
93674
Ram Bits
7025459.2
Operating Supply Voltage (min)
0.87V
Operating Supply Voltage (max)
0.93V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
780
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2AGX95EF29C4N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2AGX95EF29C4N
Manufacturer:
ALTERA
0
Part Number:
EP2AGX95EF29C4N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Chapter 1: Transceiver Architecture in Arria II Devices
Transmitter Channel Datapath
Figure 1–21. Serializer Bit Order
Note to
(1) The input data to the serializer is 8 bits (channel width = 8 bits with the 8B/10B encoder disabled).
December 2010 Altera Corporation
Low-Speed Parallel Clock
High-Speed Serial Clock
Figure
tx_datain[7:0]
tx_dataout[0]
1–21:
Serializer
The serializer converts the incoming low-speed parallel signal from the transceiver
PCS to the high-speed serial data and sends its LSB first to the transmitter output
buffer.
interface.
Figure 1–20. Serializer Block in an 8-Bit PCS-PMA Interface
Note to
(1) This clock is provided by the CMU0 clock divider of the master transceiver block and is only used in ×8 mode.
Figure 1–21
Parallel Clock from Master Transceiver Block (1)
00000000
Serial Clock from Master Transceiver Block (1)
Parallel Clock from CMU0 Clock Divider
Figure
Parallel Clock from Local Divider Block
Figure 1–20
Serial Clock from CMU0 Clock Divider
Serial Clock from Local Divider Block
(Note 1)
1–20:
shows an example of serialized data with a 8'b01101010 value.
Data from the PCS Block
shows the serializer block diagram in an 8-bit PCS-to-PMA
01101010
0
1
0
1
0
1
8
1
Parallel Clock
0
Low-Speed
High-Speed
Serial Clock
Arria II Device Handbook Volume 2: Transceivers
D7
D6
D5
D4
D3
D2
D1
D0
00000000
D7
D6
D5
D4
D3
D2
D1
D0
To Output Buffer
1–19

Related parts for EP2AGX95EF29C4N