EP2AGX95EF29C4N Altera, EP2AGX95EF29C4N Datasheet - Page 67

no-image

EP2AGX95EF29C4N

Manufacturer Part Number
EP2AGX95EF29C4N
Description
IC ARRIA II GX FPGA 95K 780FBGA
Manufacturer
Altera
Series
Arria II GXr

Specifications of EP2AGX95EF29C4N

Number Of Logic Elements/cells
89178
Number Of Labs/clbs
3747
Total Ram Bits
6679
Number Of I /o
372
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
780-FBGA
Family Name
Arria® II GX
Number Of Logic Blocks/elements
93674
# I/os (max)
372
Frequency (max)
500MHz
Operating Supply Voltage (typ)
900mV
Logic Cells
93674
Ram Bits
7025459.2
Operating Supply Voltage (min)
0.87V
Operating Supply Voltage (max)
0.93V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
780
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2AGX95EF29C4N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2AGX95EF29C4N
Manufacturer:
ALTERA
0
Part Number:
EP2AGX95EF29C4N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Chapter 3: Memory Blocks in Arria II Devices
Design Considerations
Figure 3–19. Read-During-Write Data Flow
Figure 3–20. MLABs Blocks Same Port Read-During Write: Don’t Care Mode
December 2010 Altera Corporation
Read-During-Write Behavior
q(unregistered)
q(registered)
address
data_in
wrena
clk_a
You can customize the read-during-write behavior of the Arria II memory blocks to
suit your design requirements. The two types of read-during-write operations are
same port and mixed port.
and mixed port.
Same-Port Read-During-Write Mode
This mode applies to either a single-port RAM or the same port of a true dual-port
RAM. In same-port read-during-write mode, three output choices are available: new
data mode (or flow-through), old data mode, or don’t care mode. In new data mode,
the new data is available on the rising edge of the same clock cycle on which it was
written. In old data mode, the RAM outputs reflect the old data at that address before
the write operation proceeds. In don’t care mode, the RAM outputs “don’t care”
values for a read-during-write operation.
Figure 3–20
behavior in don’t care mode for MLABs.
XX
XX
XX
Port A
data in
Port A
data out
XX
A0(old data)
shows sample functional waveforms of same-port read-during-write
FFFF
A0
FFFF
Figure 3–19
FFFF
Arria II Device Handbook Volume 1: Device Interfaces and Integration
A1(old data)
shows the difference between the same port
Port B
data in
Port B
data out
AAAA
A1
AAAA
AAAA
Mixed-port
data flow
Same-port
data flow
A2(old data)
XXXX
A2
3–21

Related parts for EP2AGX95EF29C4N