E62655RUSB Renesas Electronics America, E62655RUSB Datasheet - Page 707

no-image

E62655RUSB

Manufacturer Part Number
E62655RUSB
Description
EMULATOR BASE H8S/2655R W/USB
Manufacturer
Renesas Electronics America
Type
Microcontrollerr
Datasheet

Specifications of E62655RUSB

Contents
E6000 Emulator Unit and 4 Logic Probes
For Use With/related Products
H8S/2655R
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Retransfer operation when SCI is in transmit mode: Figure 15.12 illustrates the retransfer
operation when the SCI is in transmit mode.
[6] If an error signal is sent back from the receiving end after transmission of one frame is
[7] The TEND bit in SSR is not set for a frame for which an error signal indicating an abnormality
[8] If an error signal is not sent back from the receiving end, the ERS bit in SSR is not set.
[9] If an error signal is not sent back from the receiving end, transmission of one frame, including
completed, the ERS bit in SSR is set to 1. If the RIE bit in SCR is enabled at this time, an ERI
interrupt request is generated. The ERS bit in SSR should be kept cleared to 0 until the next
parity bit is sampled.
is received.
a retransfer, is judged to have been completed, and the TEND bit in SSR is set to 1. If the TIE
bit in SCR is enabled at this time, a TXI interrupt request is generated.
If data transfer by the DMAC or DTC by means of the TXI source is enabled, the next data can
be written to TDR automatically. When data is written to TDR by the DMAC or DTC, the
TDRE bit is automatically cleared to 0.
Ds
TDRE
TEND
FER/ERS
Transfer to TSR from TDR
D0 D1 D2 D3 D4 D5 D6 D7 Dp DE
nth transfer frame
Figure 15.12 Retransfer Operation in SCI Transmit Mode
[6]
[7]
Ds D0 D1 D2 D3 D4 D5 D6 D7 Dp
Transfer to TSR from TDR
Retransferred frame
Rev. 5.00 Sep 14, 2006 page 677 of 1060
Section 15 Smart Card Interface
(DE)
[8]
[9]
Ds D0 D1 D2 D3 D4
Transfer to TSR
REJ09B0331-0500
from TDR
Transfer
frame n+1

Related parts for E62655RUSB