LPC1769FBD100,551 NXP Semiconductors, LPC1769FBD100,551 Datasheet - Page 725

• Manufacturer Part Number: LPC1769FBD100,551
• Description: IC ARM CORTEX MCU 512K 100-LQFP
• Manufacturer: NXP Semiconductors
• Series: LPC17xxr

Specifications of LPC1769FBD100,551

• Program Memory Type: FLASH
• Program Memory Size: 512KB (512K x 8)
• Package / Case: 100-LQFP
• Core Processor: ARM® Cortex-M3™
• Core Size: 32-Bit
• Speed: 120MHz
• Connectivity: CAN, Ethernet, I²C, IrDA, Microwire, SPI, SSI, UART/USART, USB OTG
• Peripherals: Brown-out Detect/Reset, DMA, I²S, Motor Control PWM, POR, PWM, WDT
• Number Of I /o: 70
• Ram Size: 64K x 8
• Voltage - Supply (vcc/vdd): 2.4 V ~ 3.6 V
• Data Converters: A/D 8x12b, D/A 1x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Processor Series: LPC17
• Core: ARM Cortex M3
• Data Bus Width: 32 bit
• Data Ram Size: 64 KB
• Interface Type: Ethernet, USB, OTG, CAN
• Maximum Clock Frequency: 120 MHz
• Number Of Programmable I/os: 70
• Number Of Timers: 4
• Operating Supply Voltage: 3.3 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: MDK-ARM, RL-ARM, ULINK2, MCB1760, MCB1760U, MCB1760UME
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 12 bit, 8 Channel
• On-chip Dac: 10 bit
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: 622-1005 - USB IN-CIRCUIT PROG ARM7 LPC2K
• Eeprom Size: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 568-4966; 935290522551

NXP Semiconductors
UM10360
User manual
34.2.10.11.1 Syntax
34.2.10.11.2 Operation
34.2.10.11.3 Condition flags
34.2.10.11.4 Examples
34.2.10.11 WFE
Wait For Event.
WFE{cond}
where:
cond is an optional condition code, see
WFE is a hint instruction.
If the event register is 0, WFE suspends execution until one of the following events occurs:
If the event register is 1, WFE clears it to 0 and returns immediately.
For more information see
This instruction does not change the flags.
•
•
•
•
an exception, unless masked by the exception mask registers or the current priority
level
an exception enters the Pending state, if SEVONPEND in the System Control Register is
set
a Debug Entry request, if Debug is enabled
an event signaled by a peripheral or another processor in a multiprocessor system
using the SEV instruction.
WFE ; Wait for event
All information provided in this document is subject to legal disclaimers.
Rev. 2 — 19 August 2010
Section 34.3.5 “Power
Section 34.2.3.7 “Conditional execution”
Chapter 34: Appendix: Cortex-M3 user guide
management”.
UM10360
© NXP B.V. 2010. All rights reserved.
725 of 840