TMP91xy16FG Toshiba, TMP91xy16FG Datasheet - Page 153

no-image

TMP91xy16FG

Manufacturer Part Number
TMP91xy16FG
Description
Manufacturer
Toshiba
Datasheet

Specifications of TMP91xy16FG

Package
LQFP100
Rom Types(m=mask,p=otp, F=flash,e=eeprom)
Romless
Rom Combinations
Romless
Ram Combinations
Ramless
Architecture
16-bit CISC
Usb/spi Channels
-
Uart/sio Channels
1
I2c/sio Bus Channels
-
(s)dram Controller
1
Adc 10-bit Channel
-
Da Converter
-
Timer 8-bit Channel
4
Timer 16-bit Channel
-
Pwm 8-bit Channels
-
Pwm 16-bit Channels
-
Cs/wait Controller
4
Dual Clock
Y
Number Of I/o Ports
31
Power Supply Voltage(v)
2.7 to 3.6
(2) Mode 1 (7-bit UART mode)
(3) Mode 2 (8-bit UART mode)
SC1MOD0<SM1:0> to 01.
the setting of the serial channel control register SC1CR<PE> bit; whether even parity
or odd parity will be used is determined by the SC1CR<EVEN> setting when
SC1CR<PE> is set to 1 (Enabled).
parity bit can be added (Use of a parity bit is enabled or disabled by the setting of
SC1CR<PE>); whether even parity or odd parity will be used is determined by the
SC1CR<EVEN> setting when SC1CR<PE> is set to 1 (Enabled).
PCCR
PCFC
SC1MOD0 ← X 0 − X 0 1 0 1
SC1CR
BR1CR
INTES1
SC1BUF
X: Don’t care, −: No change
7-bit UART
In this mode, a parity bit can be added. Use of a parity bit is enabled or disabled by
8-bit UART mode is selected by setting SC1MOD0<SM1:0> to 10. In this mode, a
Example:
Example:
* Clock state
← X 1 1 X X X 0 0
← 0 0 1 0 0 1 0 1
← 1 1 0 0 − − − −
← * * * * * * * *
← − − − − 1 X X X
← X X − X 1 X X X
7 6 5 4 3 2 1 0
Start
Start
mode is selected by setting serial channel
Transmission direction (Transmission rate: 2400 bps at fc = 12.288 MHz)
Transmission direction (Transmission rate: 9600 bps at fc = 12.288 MHz)
When transmitting data of the following format, the control
registers should be set as described below. This explanation
applies to channel 0.
When receiving data of the following format, the control registers
should be set as described below.
Bit0
Bit0
91C016-151
1
1
2
2
Select 7-bit UART mode.
Add even parity.
Set the transfer rate to 2400 bps.
Enable the INTTX1 interrupt and set it to interrupt level 4.
Set data for transmission.
Set PC3 to function as the TXD1 pin.
Clock gear:
3
3
4
4
5
5
1/1
6
6
parity Stop
Even
7
parity Stop
Odd
mode register
TMP91C016
2008-02-20

Related parts for TMP91xy16FG