TMP91xy16FG Toshiba, TMP91xy16FG Datasheet - Page 25

no-image

TMP91xy16FG

Manufacturer Part Number
TMP91xy16FG
Description
Manufacturer
Toshiba
Datasheet

Specifications of TMP91xy16FG

Package
LQFP100
Rom Types(m=mask,p=otp, F=flash,e=eeprom)
Romless
Rom Combinations
Romless
Ram Combinations
Ramless
Architecture
16-bit CISC
Usb/spi Channels
-
Uart/sio Channels
1
I2c/sio Bus Channels
-
(s)dram Controller
1
Adc 10-bit Channel
-
Da Converter
-
Timer 8-bit Channel
4
Timer 16-bit Channel
-
Pwm 8-bit Channels
-
Pwm 16-bit Channels
-
Cs/wait Controller
4
Dual Clock
Y
Number Of I/o Ports
31
Power Supply Voltage(v)
2.7 to 3.6
3.3.4
3.3.5
ACT1 to ACT0
DFM output: f
Lockup timer
<DLUPFG>
System clock f
Note: Input frequency limitation and correction for DFM
Prescaler Clock Controller
can divide the clock.
divided by 2. The setting of the SYSCR0<PRCK0:1> register determines which clock signal
is input.
divided by 4. The setting of the SYSCR0<PRCK0:1> register determines which clock signal
is input.
Clock Doubler (DFM)
low-frequency oscillator, even though the internal clock is high-frequency.
For the internal I/O (TMRA01 to TMRA23, SIO0 to SIO1, SBI) there is a prescaler which
The φT clock input to the prescaler is either the clock f
The φT0 clock input to the prescaler is either the clock f
DFM outputs the f
A reset initializes DFM to stop status, setting to DFMCR0 register is needed before use.
Like an oscillator, this circuit requires time to stabilize. This is called the lock-up time.
The following example shows how DFM is used.
DFMCR0
DFMCR1
LUP:
X: Don’t care
DFM
SYS
Recommend to use Input frequency (High-speed oscillation) for DFM in the following
condition.
EQU
EQU
LD
LD
BIT
JR
LD
f
f
OSCH
OSCH
Starts DFM operation.
Starts lockup.
= 4 to 6.75 MHz (Vcc = 2.7 to 3.6 V): Write 0BH to DFMCR1
= 2 to 2.5 MHz (Vcc = 2.0 V ± 10%): Write 1BH to DFMCR1
DFM
00E8H
00E9H
5, (DFMCR0)
NZ, LUP
(DFMCR1), 00001011B
(DFMCR0), 01X0XXXXB
(DFMCR0), 10X0XXXXB
clock signal, which is four times as fast as f
Counts up by f
91C016-23
01
OSCH
During lockup
;
;
;
;
;
DFM parameter setting
Set lockup time to 2
Enables DFM operation and starts lockup.
Detects end of lockup
Changes fc from 4 MHz to 16 MHz.
Ends of lockup
FPH
FPH
Changes from 4 MHz to 16 MHz.
divided by 2 or the clock fc/16
divided by 4 or the clock fc/16
After lockup
12
/4 MHz
10
OSCH
. It can use the
TMP91C016
2008-02-20

Related parts for TMP91xy16FG