TMP91xy16FG Toshiba, TMP91xy16FG Datasheet - Page 154

no-image

TMP91xy16FG

Manufacturer Part Number
TMP91xy16FG
Description
Manufacturer
Toshiba
Datasheet

Specifications of TMP91xy16FG

Package
LQFP100
Rom Types(m=mask,p=otp, F=flash,e=eeprom)
Romless
Rom Combinations
Romless
Ram Combinations
Ramless
Architecture
16-bit CISC
Usb/spi Channels
-
Uart/sio Channels
1
I2c/sio Bus Channels
-
(s)dram Controller
1
Adc 10-bit Channel
-
Da Converter
-
Timer 8-bit Channel
4
Timer 16-bit Channel
-
Pwm 8-bit Channels
-
Pwm 16-bit Channels
-
Cs/wait Controller
4
Dual Clock
Y
Number Of I/o Ports
31
Power Supply Voltage(v)
2.7 to 3.6
Note: The TXD pin of each slave controller must be in open-drain output mode.
TXD
(4) Mode 3 (9-bit UART mode)
Wake-up function
Master
bit cannot be added.
case of receiving it is stored in SC1CR<RB8>. When the buffer is written and read, the
MSB is read or written first, before the rest of the SC1BUF data.
for slave controllers is enabled by setting SC1MOD0<WU> to 1. The interrupt INTRX1
occurs only when<RB8> = 1.
Main settings
PCCR
SC1MOD0 ← − 0 1 X 1 0 0 1
SC1CR
BR1CR
INTES1
Interrupt processing
Acc
X: Don’t care, −: No change
Acc
if Acc
9-bit UART mode is selected by setting SC1MOD0<SM1:0> to 11. In this mode parity
In the case of transmission the MSB (9th bit) is written to SC1MOD0<TB8>. In the
This function is operated on only SIO1. In 9-bit UART mode, the wake-up function
RXD
* Clock state
← SC1CR AND 00011100
← SC1BUF
≠ 0 then ERROR
← − − − 0 − X X X
← X 0 1 X X X 0 0
← 0 0 0 1 0 1 0 1
← − − − − 1 1 0 0
Figure 3.9.23 Serial Link using Wakeup Function
7 6 5 4 3 2 1 0
TXD
Slave 1
RXD
91C016-152
Set PC4 to function as the RXD1 pin.
Enable receiving in 8-bit UART mode.
Add even parity.
Set the transfer rate to 9600 bps.
Enable the INTTX1 interrupt and set it to interrupt level 4.
Check for errors.
Read the received data.
TXD
Clock gear:
Slave 2
RXD
1/1
TXD
Slave 3
TMP91C016
RXD
2008-02-20

Related parts for TMP91xy16FG