HD64F2623FA20J Renesas Electronics America, HD64F2623FA20J Datasheet - Page 160

• Manufacturer Part Number: HD64F2623FA20J
• Description: IC H8S MCU FLASH 256K 100-QFP
• Manufacturer: Renesas Electronics America
• Series: H8® H8S/2600r

Specifications of HD64F2623FA20J

• Core Processor: H8S/2600
• Core Size: 16-Bit
• Speed: 20MHz
• Connectivity: CAN, SCI, SmartCard
• Peripherals: POR, PWM, WDT
• Number Of I /o: 53
• Program Memory Size: 256KB (256K x 8)
• Program Memory Type: FLASH
• Ram Size: 12K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 3.6 V
• Data Converters: A/D 16x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 100-QFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -

Section 6 PC Break Controller (PBC)
6.3.2
(1) Initial settings
(2) Satisfaction of break condition
(3) Interrupt handling
6.3.3
(1) The PC break interrupt is shared by channels A and B. The channel from which the request
(2) The CMFA and CMFB flags are not cleared to 0, so 0 must be written to CMFA or CMFB
(3) A PC break interrupt generated when the DTC is the bus master is accepted after the bus has
Rev. 5.00 Jan 10, 2006 page 134 of 1042
REJ09B0275-0500
was issued must be determined by the interrupt handler.
after first reading the flag while it is set to 1. If the flag is left set to 1, another interrupt will be
requested after interrupt handling ends.
been transferred to the CPU by the bus controller.
Set the break address in BARA. For a PC break caused by a data access, set the target
ROM, RAM, I/O, or external address space address as the break address. Stack operations
and branch address reads are included in data accesses.
Set the break conditions in BCRA.
BCRA bit 6 (CDA): Select the bus master.
BCRA bits 5–3 (BAMA2–0): Set the address bits to be masked.
BCRA bits 2, 1 (CSELA1, 0): Set 01, 10, or 11 to specify data access as the break
condition.
BCRA bit 0 (BIEA): Set to 1 to enable break interrupts.
After execution of the instruction that performs a data access on the set address, a PC break
request is generated and the condition match flag (CMFA) is set.
After priority determination by the interrupt controller, PC break interrupt exception
handling is started.
PC Break Interrupt Due to Data Access
Notes on PC Break Interrupt Handling