HD64F2623FA20J Renesas Electronics America, HD64F2623FA20J Datasheet - Page 556

IC H8S MCU FLASH 256K 100-QFP

HD64F2623FA20J

Manufacturer Part Number
HD64F2623FA20J
Description
IC H8S MCU FLASH 256K 100-QFP
Manufacturer
Renesas Electronics America
Series
H8® H8S/2600r
Datasheets

Specifications of HD64F2623FA20J

Core Processor
H8S/2600
Core Size
16-Bit
Speed
20MHz
Connectivity
CAN, SCI, SmartCard
Peripherals
POR, PWM, WDT
Number Of I /o
53
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
12K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 16x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
100-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F2623FA20J
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F2623FA20J
Manufacturer:
HIT
Quantity:
1 000
Part Number:
HD64F2623FA20J
Manufacturer:
HITACHI/日立
Quantity:
20 000
Part Number:
HD64F2623FA20JV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Section 15 Controller Area Network (HCAN)
15.2.2
The general status register (GSR) is an 8-bit readable register that indicates the status of the CAN
bus.
Bits 7 to 4—Reserved: These bits always read 0.
Bit 3—Reset Status Bit (GSR3): Indicates whether the HCAN module is in the normal operating
state or the reset state. Writes are invalid.
Bit 3
GSR3
0
1
Bit 2—Message Transmission Status Flag (GSR2): Flag that indicates whether the module is
currently in the message transmission period. The “message transmission period” is the period
from the start of message transmission (SOF) until the end of a 3-bit intermission interval after
EOF (End of Frame). Writes are invalid.
Bit 2
GSR2
0
1
Rev. 5.00 Jan 10, 2006 page 530 of 1042
REJ09B0275-0500
Initial value:
GSR
General Status Register (GSR)
Description
Normal operating state
[Setting condition]
After an HCAN internal reset
Configuration mode
[Reset condition]
MCR0 reset mode and sleep mode
Description
Message transmission period
[Reset Condition]
Idle period
R/W:
Bit:
R
7
0
R
6
0
R
5
0
R
4
0
GSR3
R
3
1
GSR2
R
2
1
GSR1
R
1
0
(Initial value)
(Initial value)
GSR0
R
0
0

Related parts for HD64F2623FA20J