HD64F2623FA20J Renesas Electronics America, HD64F2623FA20J Datasheet - Page 266

IC H8S MCU FLASH 256K 100-QFP

HD64F2623FA20J

Manufacturer Part Number
HD64F2623FA20J
Description
IC H8S MCU FLASH 256K 100-QFP
Manufacturer
Renesas Electronics America
Series
H8® H8S/2600r
Datasheets

Specifications of HD64F2623FA20J

Core Processor
H8S/2600
Core Size
16-Bit
Speed
20MHz
Connectivity
CAN, SCI, SmartCard
Peripherals
POR, PWM, WDT
Number Of I /o
53
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
12K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 16x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
100-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F2623FA20J
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F2623FA20J
Manufacturer:
HIT
Quantity:
1 000
Part Number:
HD64F2623FA20J
Manufacturer:
HITACHI/日立
Quantity:
20 000
Part Number:
HD64F2623FA20JV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Section 9 I/O Ports
PADR is an 8-bit readable/writable register that stores output data for the port A pins (PA5 to
PA0).
Bits 7 and 6 are reserved; they return an undetermined value if read, and cannot be modified.
PADR is initialized to H'0 (bits 5 to 0) by a reset, and in hardware standby mode. It retains its
prior state in software standby mode.
Port A Register (PORTA)
Notes: 1. Determined by state of pins PA5 to PA0.
PORTA is an 8-bit read-only register that shows the pin states. It cannot be written to. Writing of
output data for the port A pins (PA5 to PA0) must always be performed on PADR.
Bits 7 and 6 are reserved; they return an undetermined value if read, and cannot be modified.
If a port A read is performed while PADDR bits are set to 1, the PADR values are read. If a port A
read is performed while PADDR bits are cleared to 0, the pin states are read.
After a reset and in hardware standby mode, PORTA contents are determined by the pin states, as
PADDR and PADR are initialized. PORTA retains its prior state in software standby mode.
Port A MOS Pull-Up Control Register (PAPCR)
Note:
PAPCR is an 8-bit readable/writable register that controls the MOS input pull-up function
incorporated into port A on an individual bit basis.
Rev. 5.00 Jan 10, 2006 page 240 of 1042
REJ09B0275-0500
Bit
Initial value :
R/W
Bit
Initial value :
R/W
2. In the H8S/2626 Group bits 5 and 4 are reserved, and will return an undefined value if
* In the H8S/2626 Group bits 5 and 4 are reserved, and will return an undefined value if
read.
read.
:
:
:
:
Undefined Undefined
Undefined Undefined
7
7
6
6
PA5PCR * PA4PCR * PA3PCR
PA5 *
R/W
— *
R
5
5
0
1
2
PA4 *
R/W
— *
R
4
4
0
1
2
PA3
R/W
— *
R
3
3
0
1
PA2PCR
PA2
R/W
— *
R
2
2
0
1
PA1PCR
PA1
R/W
— *
R
1
1
0
1
PA0PCR
PA0
R/W
— *
R
0
0
0
1

Related parts for HD64F2623FA20J