HD64F2623FA20J Renesas Electronics America, HD64F2623FA20J Datasheet - Page 170

IC H8S MCU FLASH 256K 100-QFP

HD64F2623FA20J

Manufacturer Part Number
HD64F2623FA20J
Description
IC H8S MCU FLASH 256K 100-QFP
Manufacturer
Renesas Electronics America
Series
H8® H8S/2600r
Datasheets

Specifications of HD64F2623FA20J

Core Processor
H8S/2600
Core Size
16-Bit
Speed
20MHz
Connectivity
CAN, SCI, SmartCard
Peripherals
POR, PWM, WDT
Number Of I /o
53
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
12K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 16x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
100-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F2623FA20J
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F2623FA20J
Manufacturer:
HIT
Quantity:
1 000
Part Number:
HD64F2623FA20J
Manufacturer:
HITACHI/日立
Quantity:
20 000
Part Number:
HD64F2623FA20JV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Section 7 Bus Controller
7.2.2
ASTCR is an 8-bit readable/writable register that designates each area as either a 2-state access
space or a 3-state access space.
ASTCR sets the number of access states for the external memory space. The number of access
states for on-chip memory and internal I/O registers is fixed regardless of the settings in ASTCR.
ASTCR is initialized to H'FF by a reset and in hardware standby mode. It is not initialized in
software standby mode.
Bits 7 to 0—Area 7 to 0 Access State Control (AST7 to AST0): These bits select whether the
corresponding area is to be designated as a 2-state access space or a 3-state access space.
Wait state insertion is enabled or disabled at the same time.
Bit n
ASTn
0
1
Rev. 5.00 Jan 10, 2006 page 144 of 1042
REJ09B0275-0500
Bit
Initial value
R/W
Access State Control Register (ASTCR)
Description
Area n is designated for 2-state access
Wait state insertion in area n external space is disabled
Area n is designated for 3-state access
Wait state insertion in area n external space is enabled
:
:
:
AST7
R/W
7
1
AST6
R/W
6
1
AST5
R/W
5
1
AST4
R/W
4
1
AST3
R/W
3
1
AST2
R/W
2
1
AST1
R/W
1
1
(Initial value)
(n = 7 to 0)
AST0
R/W
0
1

Related parts for HD64F2623FA20J