HD64F2623FA20J Renesas Electronics America, HD64F2623FA20J Datasheet - Page 611

IC H8S MCU FLASH 256K 100-QFP

HD64F2623FA20J

Manufacturer Part Number
HD64F2623FA20J
Description
IC H8S MCU FLASH 256K 100-QFP
Manufacturer
Renesas Electronics America
Series
H8® H8S/2600r
Datasheets

Specifications of HD64F2623FA20J

Core Processor
H8S/2600
Core Size
16-Bit
Speed
20MHz
Connectivity
CAN, SCI, SmartCard
Peripherals
POR, PWM, WDT
Number Of I /o
53
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
12K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 16x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
100-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F2623FA20J
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F2623FA20J
Manufacturer:
HIT
Quantity:
1 000
Part Number:
HD64F2623FA20J
Manufacturer:
HITACHI/日立
Quantity:
20 000
Part Number:
HD64F2623FA20JV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
15.4
A bus transceiver IC is necessary to connect the H8S/2626 Group or H8S/2623 Group chip to a
CAN bus. A Philips PCA82C250 transceiver IC, or compatible device, is recommended. Figure
15.14 shows a sample connection diagram.
15.5
1. Reset
2. HCAN sleep mode
The HCAN is reset by a reset, and in hardware standby mode and software standby mode. All
the registers are initialized in a reset, but mailboxes (message control (MCx[x])/message data
(MDx[x]) are not. However, after powering on, mailboxes (message control
(MCx[x])/message data (MDx[x]) are initialized, and their values are undefined. Therefore,
mailbox initialization must always be carried out after a reset or a transition to hardware
standby mode or software standby mode. Also, the reset interrupt flag (IRR0) is always set
after reset input or recovery from software standby mode. As this bit cannot be masked in the
interrupt mask register (IMR), if HCAN interrupts are set as enabled by the interrupt controller
without this flag having been cleared, an HCAN interrupt will be initiated immediately. IRR0
must therefore be cleared during initialization.
The bus operation interrupt flag (IRR12) in the interrupt register (IRR) is set by bus operation
in HCAN sleep mode. Therefore, this flag is not used by the HCAN to indicate sleep mode
H8S/2626 Group or
H8S/2623 Group
CAN Bus Interface
Usage Notes
HRxD
HTxD
Figure 15.14 High-Speed Interface Using PCA82C250
No connection
PCA82C250
RS
RxD
TxD
Vref
CANH
CANL
GND
Vcc
Vcc
Section 15 Controller Area Network (HCAN)
Rev. 5.00 Jan 10, 2006 page 585 of 1042
124
124
REJ09B0275-0500
CAN bus

Related parts for HD64F2623FA20J