HD64F2623FA20J Renesas Electronics America, HD64F2623FA20J Datasheet - Page 757

IC H8S MCU FLASH 256K 100-QFP

HD64F2623FA20J

Manufacturer Part Number
HD64F2623FA20J
Description
IC H8S MCU FLASH 256K 100-QFP
Manufacturer
Renesas Electronics America
Series
H8® H8S/2600r
Datasheets

Specifications of HD64F2623FA20J

Core Processor
H8S/2600
Core Size
16-Bit
Speed
20MHz
Connectivity
CAN, SCI, SmartCard
Peripherals
POR, PWM, WDT
Number Of I /o
53
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
12K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 16x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
100-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F2623FA20J
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F2623FA20J
Manufacturer:
HIT
Quantity:
1 000
Part Number:
HD64F2623FA20J
Manufacturer:
HITACHI/日立
Quantity:
20 000
Part Number:
HD64F2623FA20JV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
21B.6.3 Setting Oscillation Stabilization Time after Clearing Software Standby Mode
Bits STS2 to STS0 in SBYCR should be set as described below.
Using a Crystal Oscillator: Set bits STS2 to STS0 so that the standby time is at least 8 ms (the
oscillation stabilization time).
Table 21B.5 shows the standby times for different operating frequencies and settings of bits STS2
to STS0.
Table 21B.5 Oscillation Stabilization Time Settings
Note:
Using an External Clock: It is necessary to allow time for the PLL circuit to stabilize. Therefore,
the standby time should be set to a value of 2 ms or greater.
STS2
0
1
is generated. Software standby mode cannot be cleared if the interrupt has been masked on the
CPU side or has been designated as a DTC activation source.
Clearing with the RES pin
When the RES pin is driven Low, clock oscillation is started. At the same time as clock
oscillation starts, clocks are supplied to the entire chip. Note that the RES pin must be held
Low until clock oscillation stabilizes. When the RES pin goes high, the CPU begins reset
exception handling.
Clearing with the STBY pin
When the STBY pin is driven Low, a transition is made to hardware standby mode.
: Recommended time setting
* Do not use this setting.
STS1 STS0
0
1
0
1
0
1
0
1
0
1
0
1
Standby Time
8192 states
16384 states
32768 states
65536 states
131072 states
262144 states
Reserved
16 states *
20
MHz
0.41
0.82
1.6
3.3
6.6
0.8
13.1 16.4
Section 21B Power-Down Modes [H8S/2626 Group]
0.51
1.0
2.0
4.1
16
MHz
1.0
8.2
Rev. 5.00 Jan 10, 2006 page 731 of 1042
12
MHz
0.68
1.3
2.7
5.5
21.8
1.3
10.9
10
MHz
0.8
1.6
3.3
6.6
26.2
1.6
13.1 16.4
8
MHz
1.0
2.0
4.1
32.8
2.0
8.2
6
MHz
1.3
2.7
5.5
21.8
43.6
1.7
10.9 16.4
REJ09B0275-0500
4
MHz
2.0
4.1
32.8
65.6
4.0
8.2
Unit
ms
µs

Related parts for HD64F2623FA20J