upd70f3402 Renesas Electronics Corporation., upd70f3402 Datasheet - Page 225
upd70f3402
Manufacturer Part Number
upd70f3402
Description
32-/16-bit Single-chip Microcontroller With Can Interface
Manufacturer
Renesas Electronics Corporation.
Datasheet
1.UPD70F3402.pdf
(852 pages)
- Current page: 225 of 852
- Download datasheet (5Mb)
5.8 Bus Priority
Bus hold, instruction fetch (branch), instruction fetch (successive), and operand data accesses are
executed in the external bus cycle.
Bus hold has the highest priority, followed by operand data access, instruction fetch (branch), and
instruction fetch (successive).
An instruction fetch may be inserted between the read access and write access in a read-modify-write
access.
If an instruction is executed for two or more accesses, an instruction fetch and bus hold are not inserted
between accesses due to bus size limitations.
5.9 Boundary Operation Conditions
5.9.1 Program space
(1)
(2)
5.9.2 Data space
The V850E/RS1 has an address misalign function.
With this function, data can be placed at all addresses, regardless of the format of the data (word data
or halfword data). However, if the word data or halfword data is not aligned at the boundary, a bus cycle
is generated at least twice, causing the bus efficiency to drop.
(1)
(2)
If a branch instruction exists at the upper limit of the internal RAM area, a prefetch operation
straddling over the internal peripheral I/O area (invalid fetch) does not occur.
Instruction execution to the external memory area cannot be continued without a branch from the
internal ROM area to the external memory area.
Halfword-length data access
A byte-length bus cycle is generated twice if the least significant bit of the address is 1.
Word-length data access
(a) A byte-length bus cycle, halfword-length bus cycle, and byte-length bus cycle are generated in
(b) A halfword-length bus cycle is generated twice if the lower 2 bits of the address are 10.
that order if the least significant bit of the address is 1.
Priority
High
Low
User’s Manual U16702EE3V2UD00
Chapter 5 Bus Control Function
Bus hold
DMA transfer
Operand data access
Instruction fetch (branch)
Instruction fetch (successive)
Table 5-4: Bus Priority
External Bus Cycle
External device
DMAC
CPU
CPU
CPU
Bus Master
225
Related parts for upd70f3402
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Renesas Technology Corp [Renesas 32-Bit RISC Microcomputer Super RISC engine Family/SH7700 Series]
Manufacturer:
Renesas Electronics Corporation.
Datasheet:
Part Number:
Description:
RENESAS MCU M16C FAMILY / M16C/Tiny SERIES
Manufacturer:
Renesas Electronics Corporation.
Datasheet:
Part Number:
Description:
Renesas Starter Kit for RX210
Manufacturer:
Renesas Electronics Corporation.
Part Number:
Description:
EVALBOARD/Renesas StarterKit for RX630
Manufacturer:
Renesas Electronics Corporation.
Part Number:
Description:
EVALBOARD/Renesas Starter Kit+ for RX63N
Manufacturer:
Renesas Electronics Corporation.
Part Number:
Description:
EVALBOARD/Renesas Starter Kit
Manufacturer:
Renesas Electronics Corporation.
Part Number:
Description:
FLASH PROGRAMMER FOR RENESAS MICROCONTROLLERS
Manufacturer:
Renesas Electronics Corporation.
Part Number:
Description:
Manufacturer:
Renesas Electronics Corporation.
Datasheet:
Part Number:
Description:
Manufacturer:
Renesas Electronics Corporation.
Datasheet:
Part Number:
Description:
Manufacturer:
Renesas Electronics Corporation.
Datasheet:
Part Number:
Description:
Manufacturer:
Renesas Electronics Corporation.
Datasheet:
Part Number:
Description:
Manufacturer:
Renesas Electronics Corporation.
Datasheet:
Part Number:
Description:
Manufacturer:
Renesas Electronics Corporation.
Datasheet:
Part Number:
Description:
Manufacturer:
Renesas Electronics Corporation.
Datasheet:
Part Number:
Description:
Manufacturer:
Renesas Electronics Corporation.
Datasheet: